From WikiChip
Editing annapurna labs/graviton/graviton4 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "AWS Graviton4 - Annapurna Labs (Amazon)"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | AWS Graviton4 - Annapurna Labs (Amazon)#io + |
base frequency | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
core count | 96 + |
core name | Neoverse V2 + |
designer | Annapurna Labs + |
die count | 7 + |
family | Graviton + |
first announced | November 28, 2023 + |
first launched | November 28, 2023 + |
full page name | annapurna labs/graviton/graviton4 + |
has ecc memory support | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | ARMv9.0-A + |
isa family | ARM + |
l1$ size | 12,288 KiB (12,582,912 B, 12 MiB) + |
l1d$ size | 6,144 KiB (6,291,456 B, 6 MiB) + |
l1i$ size | 6,144 KiB (6,291,456 B, 6 MiB) + |
l2$ size | 192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB) + |
ldate | November 28, 2023 + |
main image | ![]() |
main image caption | Graviton4 Package Front + |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 2 + |
max memory bandwidth | 500.679 GiB/s (512,695.312 MiB/s, 537.6 GB/s, 537,600 MB/s, 0.489 TiB/s, 0.538 TB/s) + |
max memory channels | 12 + |
max pcie lanes | 96 + |
microarchitecture | Neoverse V2 + |
model number | ALC14C00 + |
name | AWS Graviton4 + |
part number | ALC14C00 + |
process | 4 nm (0.004 μm, 4.0e-6 mm) + |
smp interconnect | Cache Coherent Interconnect for Accelerators (CCIX) + |
smp interconnect links | 3 + |
smp max ways | 2 + |
supported memory type | DDR5-5600 + |
technology | CMOS + |
thread count | 96 + |
word size | 64 bit (8 octets, 16 nibbles) + |