From WikiChip
Editing fujitsu/sparc64 (section)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 2 hidden categories:

Retrieved from "https://en.wikichip.org/wiki/fujitsu/sparc64"
Facts about "SPARC64 - Fujitsu"
RDF feed
designerFujitsu + and HAL Computer Systems +
first announcedNovember 1995 +
first launchedNovember 1995 +
full page namefujitsu/sparc64 +
instance ofmicroprocessor family +
main designerFujitsu +
manufacturerFujitsu + and TSMC +
microarchitectureSPARC64* +
nameSPARC64 +
process400 nm (0.4 μm, 4.0e-4 mm) +, 350 nm (0.35 μm, 3.5e-4 mm) +, 250 nm (0.25 μm, 2.5e-4 mm) +, 150 nm (0.15 μm, 1.5e-4 mm) +, 130 nm (0.13 μm, 1.3e-4 mm) +, 90 nm (0.09 μm, 9.0e-5 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) +, 45 nm (0.045 μm, 4.5e-5 mm) +, 40 nm (0.04 μm, 4.0e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) + and 20 nm (0.02 μm, 2.0e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +