From WikiChip
Editing nervana/nnp/nnp-i 1100
Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "NNP-I 1100 - Intel Nervana"
back image | ![]() |
core count | 12 + |
designer | Intel + |
die area | 239 mm² (0.37 in², 2.39 cm², 239,000,000 µm²) + |
family | NNP + |
first announced | November 12, 2019 + |
first launched | November 12, 2019 + |
full page name | nervana/nnp/nnp-i 1100 + |
has ecc memory support | true + |
instance of | microprocessor + |
ldate | November 12, 2019 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + and Edge + |
max memory bandwidth | 62.585 GiB/s (64,086.914 MiB/s, 67.2 GB/s, 67,200 MB/s, 0.0611 TiB/s, 0.0672 TB/s) + |
microarchitecture | Spring Hill + and Sunny Cove + |
model number | NNP-I 1100 + |
name | NNP-I 1100 + |
peak integer ops (8-bit) | 50,000,000,000,000 OPS (50,000,000,000 KOPS, 50,000,000 MOPS, 50,000 GOPS, 50 TOPS, 0.05 POPS, 5.0e-5 EOPS, 5.0e-8 ZOPS) + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
series | NNP-I + |
supported memory type | LPDDR4X-4200 + |
tdp | 12 W (12,000 mW, 0.0161 hp, 0.012 kW) + |
technology | CMOS + |
transistor count | 8,500,000,000 + |