Editing intel/microarchitectures/cascade lake

Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Summary:

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Template:\\ (edit)
Template:clear (edit)
Template:comp table count (edit)
Template:comp table end (edit)
Template:comp table header 1 (edit)
Template:comp table start (edit)
Template:cve (edit)
Template:expand list (edit)
Template:intel (view source) (protected)
Template:intel title (view source) (protected)
Template:istrue (view source) (protected)
Template:link-cve (edit)
Template:link-intel (view source) (protected)
Template:link-x86 (view source) (protected)
Template:main (view source) (protected)
Template:microarchitecture (edit)
Template:proc table 3 (view source) (protected)
Template:see also (edit)
Template:tchk (edit)
Template:url parse anchor (view source) (protected)
Template:url parse article (view source) (protected)
Template:x86 (view source) (protected)
Module:microarchitecture (view source)

codename	Cascade Lake +
core count	2 +, 4 +, 6 +, 8 +, 10 +, 12 +, 16 +, 18 +, 20 +, 22 +, 24 +, 26 +, 28 +, 32 +, 48 + and 56 +
designer	Intel +
first launched	2019 +
full page name	intel/microarchitectures/cascade lake +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Cascade Lake +
pipeline stages (max)	19 +
pipeline stages (min)	14 +
process	14 nm (0.014 μm, 1.4e-5 mm) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung