Editing intel/xeon d/d-1543n

From WikiChip

Revision as of 19:07, 31 March 2019 by David (talk | contribs) (D-1543N)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Summary:

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Template:arch (view source) (protected)
Template:cache size (view source) (protected)
Template:chip (view source) (protected)
Template:expansions entry (edit)
Template:expansions main (edit)
Template:intel (view source) (protected)
Template:intel title (view source) (protected)
Template:istrue (view source) (protected)
Template:link-intel (view source) (protected)
Template:link-x86 (view source) (protected)
Template:main (view source) (protected)
Template:memory controller (edit)
Template:network (edit)
Template:url parse anchor (view source) (protected)
Template:url parse article (view source) (protected)
Template:x86 (view source) (protected)
Template:x86 features (view source) (protected)
Module:chip (view source)
Module:expansions (view source)
Module:packaging data (view source)

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_d/d-1543n"

Facts about "Xeon D-1543N - Intel"

RDF feed

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon D-1543N - Intel#pcie +
back image	+
base frequency	1,900 MHz (1.9 GHz, 1,900,000 kHz) +
bus type	DMI 2.0 +
clock multiplier	19 +
core count	8 +
core family	6 +
core model	6 +
core name	Broadwell DE +
core stepping	A1 +
designer	Intel +
die area	246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
family	Xeon D +
first announced	July 2017 +
first launched	July 2017 +
full page name	intel/xeon d/d-1543n +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard + and Integrated QuickAssist Technology +
has integrated intel quickassist technology	true +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	512 KiB (524,288 B, 0.5 MiB) +
l1d$ description	8-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	8-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	8-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description	16-way set associative +
l3$ size	12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
ldate	July 2017 +
main image	+
manufacturer	Intel +
market segment	Server + and Embedded +
max cpu count	1 +
max memory	131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max sata ports	6 +
max usb ports	4 +
microarchitecture	Broadwell +
model number	D-1543N +
name	Xeon D-1543N +
package	FCBGA-1667 +
part number	GG8068203255107 +
platform	Grangeville +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 652.00 (€ 586.80, £ 528.12, ¥ 67,371.16) +
release price (tray)	$ 652.00 (€ 586.80, £ 528.12, ¥ 67,371.16) +
s-spec	SR3KW +
series	D-1500 +
smp max ways	1 +
supported memory type	DDR4-2400 +
tdp	45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technology	CMOS +
thread count	16 +
transistor count	3,200,000,000 +
turbo frequency (1 core)	2,500 MHz (2.5 GHz, 2,500,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung