Editing hisilicon/kunpeng/hi1616

{{hisilicon title|Hi1616}}
{{chip
|name=Hi1616
|image=hi1616 (front).png
|designer=HiSilicon
|designer 2=ARM Holdings
|manufacturer=TSMC
|model number=Hi1616
|market=Server
|first announced=August, 2017
|first launched=August, 2017
|family=Hi16xx
|frequency=2,400 MHz
|isa=ARMv8
|isa family=ARM
|microarch=Cortex-A72
|core name=Cortex-A72
|process=16 nm
|technology=CMOS
|word size=64 bit
|core count=32
|thread count=32
|max cpus=2
|max memory=512 GiB
}}
[[File:hi1616 exhibit sign.jpg|thumb|right|Hi1616 display.]]
'''Hi1616''' is a [[dotriaconta-core]] {{arch|64}} [[ARM]] server microprocessor introduced by HiSilicon in mid-2017. Fabricated by [[TSMC]] on a [[16 nm process]], this chip incorporates 32 {{armh|Cortex-A72}} cores operating at 2.4 GHz. The Hi1616 supports up to 512 GiB of quad-channel DDR4-2400 memory.

== Cache ==
{{main|arm holdings/microarchitectures/cortex-a72#Memory_Hierarchy|l1=Cortex-A72 § Cache}}
{{cache size
|l1 cache=2.5 MiB
|l1i cache=1.5 MiB
|l1i break=32x48 KiB
|l1i desc=8-way set associative
|l1d cache=1 MiB
|l1d break=32x32 KiB
|l1d desc=8-way set associative
|l2 cache=8 MiB
|l2 break=32x256 KiB
|l2 desc=8-way set associative
|l3 cache=32 MiB
|l3 break=32x1 MiB
|l3 desc=16-way set associative
}}

== Memory controller ==
{{memory controller
|type=DDR4-2400
|ecc=Yes
|max mem=512 GiB
|controllers=1
|channels=4
|width=64 bit
|max bandwidth=71.53 GiB/s
|bandwidth schan=17.88 GiB/s
|bandwidth dchan=35.76 GiB/s
|bandwidth qchan=71.53 GiB/s
}}

== Expansions ==
{{expansions main
|
{{expansions entry
|type=PCIe
|pcie revision=3.0
|pcie lanes=16
|pcie config=2x8
}}
}}
== Features ==
{{arm features
|thumb=No
|thumb2=No
|thumbee=No
|vfpv1=No
|vfpv2=No
|vfpv3=No
|vfpv3-d16=No
|vfpv3-f16=No
|vfpv4=No
|vfpv4-d16=No
|vfpv5=No
|neon=Yes
|trustzone=No
|jazelle=No
|wmmx=No
|wmmx2=No
|pmuv3=No
|crc32=Yes
|crypto=No
|fp=No
|fp16=No
|profile=No
|ras=No
|simd=No
|rdm=No
}}

== Utilizing devices ==
* [[used by::HiSilicon D05]]
* [[used by::Huawei TaiShan 2280]]


<gallery widths=300px heights=200px>
File:hi1616 board 1.jpg
File:hi1616 board 2.jpg
File:hi1616 board 3.jpg
</gallery>
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Kunpeng 916 (Hi1616) - HiSilicon#pcie +
base frequency	2,400 MHz (2.4 GHz, 2,400,000 kHz) +
core count	32 +
core name	Cortex-A72 +
designer	HiSilicon + and ARM Holdings +
family	Hi16xx +
first announced	August 2017 +
first launched	August 2017 +
full page name	hisilicon/kunpeng/hi1616 +
has ecc memory support	true +
instance of	microprocessor +
isa	ARMv8 +
isa family	ARM +
l1$ size	2,560 KiB (2,621,440 B, 2.5 MiB) +
l1d$ description	8-way set associative +
l1d$ size	1,024 KiB (1,048,576 B, 1 MiB) +
l1i$ description	8-way set associative +
l1i$ size	1,536 KiB (1,572,864 B, 1.5 MiB) +
l2$ description	8-way set associative +
l2$ size	8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description	16-way set associative +
l3$ size	32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) +
ldate	August 2017 +
main image	+
manufacturer	TSMC +
market segment	Server +
max cpu count	2 +
max memory	524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth	71.53 GiB/s (73,246.72 MiB/s, 76.805 GB/s, 76,804.753 MB/s, 0.0699 TiB/s, 0.0768 TB/s) +
max memory channels	4 +
max sata ports	8 +
max usb ports	2 +
microarchitecture	Cortex-A72 +
model number	Hi1616 +
name	Hi1616 +
process	16 nm (0.016 μm, 1.6e-5 mm) +
smp max ways	2 +
supported memory type	DDR4-2400 +
tdp	85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technology	CMOS +
thread count	32 +
used by	HiSilicon D05 + and Huawei TaiShan 2280 +
word size	64 bit (8 octets, 16 nibbles) +