From WikiChip
Editing cambricon/mlu/mlu100
Revision as of 21:35, 26 May 2018 by At32Hz (talk | contribs) (mlu100)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "MLU100 - Cambricon"
base frequency1,300 MHz (1.3 GHz, 1,300,000 kHz) +
designerCambricon +
familyMLU +
first announcedNovember 7, 2017 +
first launchedMay 3, 2018 +
full page namecambricon/mlu/mlu100 +
has ecc memory supporttrue +
isaMLUv100 +
ldateMay 3, 2018 +
main imageFile:cambricon mlu100 front.png +
manufacturerTSMC +
market segmentServer +
max memory bandwidth95.37 GiB/s (97,658.88 MiB/s, 102.403 GB/s, 102,402.758 MB/s, 0.0931 TiB/s, 0.102 TB/s) +
max memory channels4 +
model numberMLU100 +
nameMLU100 +
supported memory typeDDR4-3200 +
tdp80 W (80,000 mW, 0.107 hp, 0.08 kW) + and 110 W (110,000 mW, 0.148 hp, 0.11 kW) +
technologyCMOS +