Edit Values
Socionext SC2A11
General Info
Designer	Socionext, ARM Holdings
Model Number	SC2A11
Market	Server, Networking, IoT
Introduction	November 14, 2016 (announced) 2017 (launched)
General Specs
Frequency	1,000 MHz
Bus type	AMBA
Microarchitecture
ISA	ARMv8 (ARM)
Microarchitecture	Cortex-A53
Core Name	Cortex-A53
Technology	CMOS
Word Size	64 bit
Cores	24
Threads	24
Max Memory	64 GiB
Multiprocessing
Max SMP	64-Way (Multiprocessor)
Electrical
TDP	5 W

SC2A11 is a 64-bit tetracosa-core ARM system on a chip designed by Socionext for low-power servers and cloud/IoT edge computing. This chip, which incorporates 24 ultra-low power Cortex-A53 cores, operates at 1 GHz and supports up to 64 GiB of DDR4-2133 ECC memory.

Cache

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 1.5 MiB 1,536 KiB 1,572,864 B L1I$ 768 KiB 786,432 B 0.75 MiB 24x32 KiB 2-way set associative   L1D$ 768 KiB 786,432 B 0.75 MiB 24x32 KiB 4-way set associative   L2$ 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB     12x256 KiB 16-way set associative   L3$ 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB

Memory controller

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR4-2133 Supports ECC Yes Max Mem 64 GiB Channels 2 Max Bandwidth 31.79 GiB/s 32,552.96 MiB/s 34.134 GB/s 34,134.253 MB/s 0.031 TiB/s 0.0341 TB/s Bandwidth Single 15.89 GiB/s Double 31.79 GiB/s

Expansions

[Edit/Modify Expansions Info]

	Expansion Options
	PCIe Revision 2.0 Max Lanes 4 UART GP I/O Yes

Graphics

This SoC has no integrated graphics processing unit.

Networking

• 2x Gigabit Ethernet Interfaces

Storage

• SPI
• eMMC

Block diagram