From WikiChip
Helio P23 - MediaTek
< mediatek‎ | helio

Edit Values
Helio P23
helio p23.png
General Info
DesignerMediaTek, ARM Holdings
ManufacturerTSMC
Model NumberP23
MarketMobile
IntroductionAugust 28, 2017 (announced)
General Specs
FamilyHelio
SeriesHelio P
Frequency1,650 MHz, 2,300 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A53
Core NameCortex-A53
Process16 nm
TechnologyCMOS
Word Size64 bit
Cores8
Threads8
Max CPUs1 (Uniprocessor)
Max Memory6 GiB

Helio P23 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P23 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 6 and 7 (DL)/13 (UL).


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache[edit]

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory controller[edit]

The Helio P23 supports either: up to 4 GiB of single-channel 32-bit LPDDR3-1866, or up to 6 GiB of dual-channel 16 bit LPDDR4X-3200 memory.

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-3200, LPDDR3-1866
Supports ECCNo
Max Mem6 GiB
Controllers1
Channels2
Width16 bit, 32 bit
Max Bandwidth11.92 GiB/s
Bandwidth
Single 5.96 GiB/s
Double 11.92 GiB/s

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-G71
DesignerARM Holdings
Execution Units2
Frequency770 MHz
0.77 GHz
770,000 KHz
OutputDSI

Max Resolution
DSI2160x1080

Standards
Direct3D12
OpenGL3.2
OpenCL2.0
OpenGL ES3.2
OpenVG1.1
Vulkan1.0
Hardware Accelerated Video Capabilities
Codec Encode Decode
MPEG-4 AVC (H.264) @ 30 FPS @ 30 FPS
HEVC (H.265) @ 30 FPS
VP9

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Cellular
4G
LTE Advanced
E-UTRANYes
UE Cat6

Camera[edit]

  • 24MP (single), 13MP+13MP (dual)
    • 1920 x 1080 max recording resolution @ 30 FPS
    • color+mono, wide + tele zoom

Utilizing devices[edit]

This list is incomplete; you can help by expanding it.

Facts about "Helio P23 - MediaTek"
base frequency1,650 MHz (1.65 GHz, 1,650,000 kHz) + and 2,300 MHz (2.3 GHz, 2,300,000 kHz) +
core count8 +
core nameCortex-A53 +
designerMediaTek + and ARM Holdings +
familyHelio +
first announcedAugust 28, 2017 +
full page namemediatek/helio/p23 +
has 4g supporttrue +
has e-utran supporttrue +
has ecc memory supportfalse +
has lte advanced supporttrue +
instance ofmicroprocessor +
integrated gpuMali-G71 +
integrated gpu base frequency770 MHz (0.77 GHz, 770,000 KHz) +
integrated gpu designerARM Holdings +
isaARMv8 +
isa familyARM +
ldate3000 +
main imageFile:helio p23.png +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max memory6,144 MiB (6,291,456 KiB, 6,442,450,944 B, 6 GiB, 0.00586 TiB) +
microarchitectureCortex-A53 +
model numberP23 +
nameHelio P23 +
process16 nm (0.016 μm, 1.6e-5 mm) +
seriesHelio P +
supported memory typeLPDDR4X-3200 + and LPDDR3-1866 +
technologyCMOS +
thread count8 +
user equipment category6 +
word size64 bit (8 octets, 16 nibbles) +