From WikiChip
Helio P15 - MediaTek
< mediatek‎ | helio

MediaTek Helio P15
Designer MediaTek, ARM Holdings
Manufacturer TSMC
Model Number Helio P15
Part Number MT6755T?, MTK6755T?
Market Mobile, Embedded
Introduction October 17, 2016 (announced)
2017 (launch)
General information
Family Helio
Series Helio P
Frequency
2.2 GHz
2,200,000 kHz
2,200 MHz,
1.2 GHz
1,200,000 kHz
1,200 MHz
Bus type AMBA 4 AXI
Microarchitecture
ISA ARMv8 (ARM)
Microarchitecture Cortex-A53
Core name Cortex-A53
Process 28 nm
0.028 μm
2.8e-5 mm
Technology CMOS
Word size 64 bit
8 octets
16 nibbles
Core count 8
Thread count 8
Max CPUs 1
Max Memory 4 GiB
4,096 MiB
4,194,304 KiB
4,294,967,296 B
0.00391 TiB
Electrical
Vcore 1 V
10 dV
100 cV
1,000 mV
VI/O 1.8 V
18 dV
180 cV
1,800 mV
, 2.8 V
28 dV
280 cV
2,800 mV
, 3.3 V
33 dV
330 cV
3,300 mV
Op. Temp -20 °C – 80 °C
Tjunction 125 °C
398.15 K
257 °F
716.67 °R
Tstorage 0 °C
273.15 K
32 °F
491.67 °R
 – 125 °C
398.15 K
257 °F
716.67 °R

Helio P15 (MT6755T?) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and introduced in early-2016. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 28 nm process, operates at up to 2.2 GHz and supports single-channel LPDDR3-933. This chip incorporates the Mali-T880 IGP operating at 800 MHz. This SoC has a modem supporting LTE User Equipment (UE) category 6.

This processor is made of two independent clusters of Cortex-A53 with four cores each linked together via a CCI-400. The two clusters have a maximum operating frequency of 2.2 GHz and 1.2 GHz respectively.

The Helio P15 is identical to the Helio P10 with higher clock speeds for both the GPU and CPU.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache[edit]

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
L1I$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
8x32 KiB2-way set associative 
L1D$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
8x32 KiB4-way set associative 

L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  2x1 MiB16-way set associative 

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR3-933
Supports ECCNo
Max Mem4 GiB
Controllers1
Channels1
Max Bandwidth6.95 GiB/s
Bandwidth
Single 6.95 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
USB
Revision2.0, 3.0
Ports8
UART

GP I/OYes

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-T860
DesignerARM Holdings
Execution Units2
Frequency800 MHz
0.8 GHz
800,000 KHz
OutputDSI

Max Resolution
DSI1920x1080

Standards
Direct3D11.2
OpenGL3.2
OpenCL1.2
OpenGL ES3.2
OpenVG1.1
Vulkan1.0

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Wi-Fi
WiFi
802.11nYes
Cellular
2G
CSD Yes
GSM Yes
GPRS Yes
EDGE Yes
3G
UMTS
TD-SCDMAYes
DC-HSDPAYes
HSUPAYes
4G
LTE Advanced
E-UTRANYes
UE Cat6

Image[edit]

  • Integrated image signal processor supports 21 MP
  • Supports image stabilization
  • Supports video stabilization
  • Supports noise reduction
  • Supports lens shading correction
  • Supports AE/AWB/AF
  • Supports edge enhancement
  • Supports face detection and visual tracking
  • Hardware JPEG encoder

Video[edit]

  • HEVC decoder 4k2k @ 30fps
  • H.264 decoder (30fps/40Mbps)
  • Sorenson H.263/H.263 decoder (1080p @ 60fps/40Mbps)
  • MPEG-4 SP/ASP decoder (1080p @ 60fps/40Mbps)
  • DIVX4/DIVX5/DIVX6/DIVX HD/XVID decoder (1080p @ 60fps/40Mbps)
  • VP8 / VC-1 decoders
  • MPEG-4 / H.263 / H.264 / HEVC encoders

Audio[edit]

  • Audio content sampling rates 8kHz to 192kHz
  • Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
  • I2S, PCM
  • Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
  • Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
  • 7.1 channel MHL output

Utilizing devices[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

This list is incomplete; you can help by expanding it.

Facts about "Helio P15 - MediaTek"
base frequency2,200 MHz (2.2 GHz, 2,200,000 kHz) + and 1,200 MHz (1.2 GHz, 1,200,000 kHz) +
bus typeAMBA 4 AXI +
core count8 +
core nameCortex-A53 +
core voltage1 V (10 dV, 100 cV, 1,000 mV) +
designerMediaTek + and ARM Holdings +
first announcedOctober 17, 2016 +
first launched2017 +
full page namemediatek/helio/helio p15 +
has 2g supporttrue +
has 3g supporttrue +
has 4g supporttrue +
has csd supporttrue +
has dc-hsdpa supporttrue +
has e-utran supporttrue +
has ecc memory supportfalse +
has edge supporttrue +
has gprs supporttrue +
has gsm supporttrue +
has hsupa supporttrue +
has lte advanced supporttrue +
has td-scdma supporttrue +
has umts supporttrue +
instance ofmicroprocessor +
integrated gpuMali-T860 +
integrated gpu base frequency800 MHz (0.8 GHz, 800,000 KHz) +
io voltage1.8 V (18 dV, 180 cV, 1,800 mV) +, 2.8 V (28 dV, 280 cV, 2,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) +
isaARMv8 +
isa familyARM +
l1$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l1d$ description4-way set associative +
l1d$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l1i$ description2-way set associative +
l1i$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldate3000 +
manufacturerTSMC +
market segmentMobile + and Embedded +
max cpu count1 +
max junction temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature80 °C +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureCortex-A53 +
microprocessor familyHelio +
microprocessor seriesHelio P +
min operating temperature-20 °C +
min storage temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberHelio P15 +
nameMediaTek Helio P15 +
part numberMT6755T? + and MTK6755T? +
process28 nm (0.028 μm, 2.8e-5 mm) +
supported memory typeLPDDR3-933 +
technologyCMOS +
thread count8 +
user equipment category6 +
word size64 bit (8 octets, 16 nibbles) +