The term can also be used in conjunction with a system whereby the LLC might represent a different hierarchical level of cache depending on the perspective the component in context. For example, in a typical mainstream Skylake model, there are a set of individual cores along with an integrated graphics unit. In those microprocessors, each core has a private L1$ and L2$ and the GPU has its own L1, L2, and L3 cache. Therefore from the CPU core perspective, the LLC is effectively an L3 cache whereas from the GPU perspective the LLC is a level 4 cache.
- mid-level cache (MLC)