Edit Values
Intel i486DX4-100
A80486DX4-100, S-Spec SX900
General Info
Designer	Intel
Manufacturer	Intel
Model Number	i486DX4-100
Part Number	A80486DX4-100, A80486DX4WB100, MA80486DX4-100, TQ80486DX4100, MQ80486DX4-100, MQ80486DX4100, FC80486DX4-100, FC80486DX4WB100
S-Spec	SK050, SK051, SK096, SK851, SX877, SX900, SX908, SK053, SK063, SK099, SL2M9, SX876, SX906
Introduction	March 7, 1994 (launched)
Shop	Amazon
General Specs
Family	80486
Series	486DX4
Frequency	100 MHz
Bus type	FSB
Bus speed	33 MHz
Bus rate	33 MT/s
Clock multiplier	3
CPUID	480, 483
Microarchitecture
Microarchitecture	80486
Core Name	486DX4
Process	600 nm
Transistors	1,600,000
Technology	CMOS
Word Size	32 bit
Cores	1
Max Memory	4 GiB
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
Power dissipation	3.55 W
Vcore	3.3 V ± 0.3 V
OP Temperature	0 °C – 85 °C

i486DX4-100 was a fourth-generation x86 microprocessor introduced by Intel in 1994. This chip, which is based on the 80486 microarchitecture, had a clock multiplier of x2, x2.5, and x3 with a max operating frequency of 100 MHz, three times the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). The DX4 series had twice as much cache space as the older processors.

Cache

Main article: 80486 § Cache

The i486dx4-100 was offered with two cache policies. Models that came with a write-back cache were marked by an "&EW" identifier. Models that came with a write-through policy were marked by "&E".

Cache Info [Edit Values]
L1$	16 KiB 16,384 B 0.0156 MiB	1x16 KiB 4-way set associative (unified, write-through/write-back policy)

Graphics

This chip had no integrated graphics processing unit.

Features

• System Management Mode (SMM)

Gallery

• 

  A80486DX4100, S-Spec SK096

• 

  A80486DX4100, S-Spec SK096

• 

  A80486DX4100, S-Spec SK096

• 

  A80486DX4100, S-Spec SK051

• 

  A80486DX4100, S-Spec SK051

See also

• 80486 family