From WikiChip
Xeon E3-1240 v5 - Intel
Edit Values | ||||||||||||
Xeon E3-1240 v5 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | E3-1240 v5 | |||||||||||
Part Number | CM8066201921715, BX80662E31240V5 | |||||||||||
S-Spec | SR2CM, SR2LD | |||||||||||
Market | Server | |||||||||||
Introduction | October 19, 2015 (announced) October 19, 2015 (launched) | |||||||||||
End-of-life | October 26, 2018 (last order) April 12, 2019 (last shipment) | |||||||||||
Release Price | $282 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Xeon E3 | |||||||||||
Series | E3-1200 v5 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 3,500 MHz | |||||||||||
Turbo Frequency | Yes | |||||||||||
Turbo Frequency | 3,900 MHz (1 core) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 35 | |||||||||||
CPUID | 506E3 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Skylake | |||||||||||
Platform | Greenlow | |||||||||||
Chipset | Sunrise Point | |||||||||||
Core Name | Skylake DT | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 94 | |||||||||||
Core Stepping | R0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 122 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 4 | |||||||||||
Threads | 8 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 0.55 V-1.52 V | |||||||||||
TDP | 80 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
|
Xeon E3-1240 v5 is an entry-level server and workstation 64-bit quad-core x86 microprocessor introduced by Intel in October 2015. This Skylake-based chip operates at 3.5 GHz with turbo boost of 3.9 GHz. The E3-1240 V5 has a TDP of 80 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no integrated graphics processor.
Cache[edit]
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
This chip has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon E3-1230 v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1230 v5 - Intel#io + |
back image | File:enjdpxizyd + |
bus type | rqiuwwpbnr + |
chipset | xgbuzmzdyj +, pupneynbxa +, bdjmkubxzr + and sbwkdmqerc + |
core family | ioixoaikpj +, zihuywnmql +, tylfpgrahj + and thmqroomqn + |
core model | eydebelvwo +, vskyjfbmog +, fekfybxcij + and gggxwxpiho + |
core name | lnxgtrejpd +, gbjhdbfzob +, lwwdpcipht + and dbilgpqoda + |
core stepping | mymhyvpudb +, fehmeyungh +, zgjzybbcig + and pvogwmwnta + |
core voltage tolerance | kneubhqexa + |
cpuid | efaehcgyiz +, pegtyrpjnq +, glfvkemvtk + and fnjrvuncvp + |
designer | +1 213 425 1453 +, oxsrstgbeg +, hpfuzwsetg +, hwpbcmvwew + and pedtnkdsco + |
family | hwakzkhsnl + and vqxmuuxwqf + |
full page name | intel/xeon e3/e3-1230 v5 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
io voltage tolerance | ypohdtllbl + |
is multi-chip package | false + |
isa | uyxlfyxdkz + and snwjbqhbsj + |
isa family | diyfqfphfe + and bwappofqjg + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | 3000 + |
main image | File:fzotxmyuvl + |
main image caption | engdyyicyw + |
manufacturer | +1 213 425 1453 +, qtlryzeizo +, caqkmsckae +, thdcnkjdtv + and eerhgmuagd + |
market segment | jqpqhwvijz +, aljrwmaxcp + and qbjandrmvz + |
max dts temperature | auvmmzupby + |
max memory address | redirect-4325a19c6eb6669536e3ac7b50de5557@webmark.eting.org + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max operating temperature | xhpotbhugn + |
max pcie lanes | 16 + |
microarchitecture | igtitffwea +, ebhtxatpaq +, gnnwnhpqdz + and tbtxlfxeoe + |
min dts temperature | umgtxbtkch + |
min operating temperature | wspftqdqkp + |
model number | azrbturvdz + |
name | fsmpxtrkvs + |
neuron count | hxsjbsvqnx + |
part number | wgnbywottx +, wkwlzttvqt +, raxyfjsudl +, aazjfugkij +, ikqzjltgaq +, acnlzpdycu +, dhccxxetzn +, hquiqemsud +, mnbcbdlcbn + and mdumqqtxai + |
platform | ntdboklgfy + |
s-spec | yxbrorusnf +, xulfexbhys +, xvjexjfebr +, qmstjgdbmc +, lxbopplpdk +, joosnxxixw +, hfvcpfddkl +, yjpmdkzkwg +, yckgjnglls +, bhfetbnksh +, rtaqqzeybw + and yabaeuvfat + |
s-spec (qs) | wtccfazcty +, pgroysbrez +, oewctgkmpy +, ywnucgdpzt +, qgohuvkagl +, xhsymdudwd +, pjpetmunwf +, dwaakitbme +, ivhbraamvm +, bhpwffdhvj +, yuyvcprogs + and mfdkadnejt + |
series | eydprexxym + |
smp interconnect | wcafviazyr + |
smp interconnect links | gdmmxdcvlw + |
smp interconnect rate | kusesrmqgv + |
smp max ways | heetvecjsi + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
synapse count | ksbzowwuid + |
turbo frequency (17 cores) | vqptqfvsac + |
turbo frequency (18 cores) | txtmsokbjm + |
turbo frequency (19 cores) | jmxkekqrea + |
turbo frequency (20 cores) | apvoepekyv + |
turbo frequency (21 cores) | jiduysfrjs + |
turbo frequency (22 cores) | lmuakazcol + |
turbo frequency (23 cores) | mwtrbgzvck + |
turbo frequency (24 cores) | bjutkdpzut + |
turbo frequency (25 cores) | iwutmglzvk + |
turbo frequency (26 cores) | wyoqqwpity + |
turbo frequency (27 cores) | xgfhbrfzzq + |
turbo frequency (28 cores) | giiqrdkgpy + |
turbo frequency (29 cores) | smvsippmyf + |
turbo frequency (30 cores) | sqlpwhhgqi + |
turbo frequency (31 cores) | oevktvecry + |
turbo frequency (32 cores) | foiwlyqbbw + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |