This is the discussion page for the intel/microarchitectures/skylake (client) page.

Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of intel/microarchitectures/skylake (client). If you are looking for a particular model that's missing, please add its name to this page.

Hi, I am currently working on a seminar thesis regarding the development of superscalar techniques. I would like to use your images of the three stages of the core architecture to explain what techniques are still used in comparison to the P6 architecture. I would really appreciate your permission to use them. I would obviously reference the URLs to the images. Thank you.