From WikiChip
Editing samsung/exynos/9820

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 13: Line 13:
 
|family=Exynos
 
|family=Exynos
 
|series=Exynos 9
 
|series=Exynos 9
−
|frequency=2 @ 2,730 MHz
 
−
|frequency 2=2 @ 2,310 MHz
 
−
|frequency 3=4 @ 1,950 MHz
 
 
|isa=ARMv8.2
 
|isa=ARMv8.2
 
|isa family=ARM
 
|isa family=ARM
−
|microarch=Exynos M4
+
|microarch=Mongoose 4
 
|microarch 2=Cortex-A75
 
|microarch 2=Cortex-A75
 
|microarch 3=Cortex-A55
 
|microarch 3=Cortex-A55
−
|core name=Cheetah
+
|core name=Mongoose 4
 
|core name 2=Cortex-A75
 
|core name 2=Cortex-A75
 
|core name 3=Cortex-A55
 
|core name 3=Cortex-A55
Line 30: Line 27:
 
|core count=8
 
|core count=8
 
|thread count=8
 
|thread count=8
 +
|max cpus=1
 
|max memory=12 GiB
 
|max memory=12 GiB
−
|max cpus=1
 
 
|predecessor=Exynos 9810
 
|predecessor=Exynos 9810
 
|predecessor link=samsung/exynos/9810
 
|predecessor link=samsung/exynos/9810
−
|successor=Exynos 990
 
−
|successor link=samsung/exynos/990
 
−
|contemporary=Exynos 9825
 
−
|contemporary link=samsung/exynos/9825
 
 
}}
 
}}
−
'''Exynos 9820''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in early [[2019]]. The processor is fabricated on Samsung's [[8 nm process|8nm]] [[8LPP|LPP (Low Power Plus)]] FinFET process and features [[8 cores]] in a tri-cluster configuration consisting of 2 {{samsung|Mongoose 4|l=arch}} [[big cores]] and 2 {{armh|Cortex-A75|l=arch}} [[middle cores]] and 4 Cortex-A55 [[little cores]]. This chip supports up to 12 GiB of quad-channel 16-bit LPDDR4X-3600 memory and incorporates a {{armh|Mali-G76}} MP12 GPU. The 9820 incorporates an LTE modem supporting cat 20 download and upload.
+
'''Exynos 9820''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in early [[2019]]. The processor is fabricated on Samsung's [[8 nm process|8nm]] LPP (Low Power Plus) FinFET process and features [[8 cores]] in a tri-cluster configuration consisting of 2 {{samsung|Mongoose 4|l=arch}} [[big cores]] and 2 {{armh|Cortex-A75|l=arch}} [[middle cores]] and 4 Cortex-A55 [[little cores]]. This chip supports up to 12 GiB of quad-channel 16-bit LPDDR4X-3600 memory and incorporates a {{armh|Mali-G76}} MP12 GPU. The 9820 incorporates an LTE modem supporting cat 20 download and upload.
 +
 
 +
 
 +
{{unknown features}}
  
  
Line 46: Line 42:
 
For the {{samsung|Mongoose 4|l=arch}} core cluster:
 
For the {{samsung|Mongoose 4|l=arch}} core cluster:
 
{{cache size
 
{{cache size
−
|l1 cache=192 KiB
+
|l1 cache=
−
|l1i cache=128 KiB
+
|l1i cache=
−
|l1i break=2x64 KiB
+
|l1i break=
−
|l1i desc=4-way set associative
+
|l1i desc=
−
|l1d cache=64 KiB
+
|l1d cache=
−
|l1d break=2x32 KiB
+
|l1d break=
−
|l1d desc=8-way set associative
+
|l1d desc=
−
|l2 cache=1 MiB
+
|l2 cache=
−
|l2 break=2x512 KiB
+
|l2 break=
−
|l2 desc=16-way set associative
+
|l2 desc=
−
|l3 cache=2 MiB
+
|l3 cache=
−
|l3 break=2x1 MiB
+
|l3 break=
 
}}
 
}}
  
Line 63: Line 59:
  
 
{{cache size
 
{{cache size
−
|l1 cache=256 KiB
+
|l1 cache=
−
|l1i cache=128 KiB
+
|l1i cache=
−
|l1i break=2x64 KiB
+
|l1i break=
−
|l1i desc=4-way set associative
+
|l1i desc=
−
|l1d cache=128 KiB
+
|l1d cache=
−
|l1d break=2x64 KiB
+
|l1d break=
−
|l1d desc=16-way set associative
+
|l1d desc=
−
|l2 cache=512 KiB
+
|l2 cache=
−
|l2 break=2x256 KiB
+
|l2 break=
−
|l2 desc=8-way set associative
+
|l2 desc=
 
}}
 
}}
  
Line 114: Line 110:
 
| max displays        = 2
 
| max displays        = 2
 
| max memory          =  
 
| max memory          =  
−
| min frequency       = 156MHz
+
| frequency           = 600 MHz
−
| max frequency      = 702MHz
+
| max frequency      =  
  
 
| output crt          =  
 
| output crt          =  
Line 121: Line 117:
 
| output dsi          = Yes
 
| output dsi          = Yes
 
| output edp          =  
 
| output edp          =  
−
| output dp          = Yes
+
| output dp          =  
 
| output hdmi        =  
 
| output hdmi        =  
 
| output vga          =  
 
| output vga          =  
Line 130: Line 126:
 
| opengl es ver      = 3.2
 
| opengl es ver      = 3.2
 
| openvg ver        = 1.1
 
| openvg ver        = 1.1
−
| opencl ver        = 2.1
+
| opencl ver        = 2
−
| vulkan ver        = 1.1.108
+
| vulkan ver        = 1.0
 
| hdmi ver          =  
 
| hdmi ver          =  
 
| dp ver            =  
 
| dp ver            =  
Line 159: Line 155:
  
 
All at 4K UHD 150fps.
 
All at 4K UHD 150fps.
−
 
−
== NPU ==
 
−
The Exynos 9820 features Samsung's homegrown NPU instead of the licensed [[DeePhi]] DLA. The new NPU features 1,024 MACs split between two execution cores. The new NPU is capable of a peaking compute of two teraOPS.
 
  
 
== Wireless ==
 
== Wireless ==
Line 194: Line 187:
  
 
== ISP ==
 
== ISP ==
−
* 22MP Rear
+
* 24MP Rear
−
* 22MP Front
+
* 24MP Front
 
* 16MP+16MP Dual
 
* 16MP+16MP Dual
  
Line 229: Line 222:
 
== Utilizing devices ==
 
== Utilizing devices ==
 
* [[used by::Samsung Galaxy S10]]
 
* [[used by::Samsung Galaxy S10]]
−
* [[used by::Samsung Galaxy S10 5G]]
 
 
* [[used by::Samsung Galaxy S10+]]
 
* [[used by::Samsung Galaxy S10+]]
 
* [[used by::Samsung Galaxy S10e]]
 
* [[used by::Samsung Galaxy S10e]]

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/samsung/exynos/9820"
Facts about "Exynos 9820 - Samsung"
RDF feed
core count8 +
core nameCortex-A75 +, Cortex-A55 + and Cheetah +
designerSamsung + and ARM Holdings +
die area127 mm² (0.197 in², 1.27 cm², 127,000,000 µm²) +
familyExynos +
first announcedNovember 14, 2018 +
first launchedJanuary 2019 +
full page namesamsung/exynos/9820 +
has 4g supporttrue +
has ecc memory supportfalse +
has lte advanced supporttrue +
instance ofmicroprocessor +
integrated gpuMali-G76 +
integrated gpu designerARM Holdings +
integrated gpu execution units12 +
integrated gpu max frequency702 MHz (0.702 GHz, 702,000 KHz) +
isaARMv8.2 +
isa familyARM +
l1$ size192 KiB (196,608 B, 0.188 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative + and 16-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) + and 128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative + and 8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + and 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateJanuary 2019 +
main imageFile:exynos 9820 (front).png +
manufacturerSamsung +
market segmentMobile +
max cpu count1 +
max memory12,288 MiB (12,582,912 KiB, 12,884,901,888 B, 12 GiB, 0.0117 TiB) +
max memory bandwidth26.82 GiB/s (27,463.68 MiB/s, 28.798 GB/s, 28,797.756 MB/s, 0.0262 TiB/s, 0.0288 TB/s) +
max memory channels4 +
microarchitectureCortex-A75 +, Cortex-A55 + and Exynos M4 +
model number9820 +
nameExynos 9820 +
process8 nm (0.008 μm, 8.0e-6 mm) +
seriesExynos 9 +
smp max ways1 +
supported memory typeLPDDR4X-3600 +
technologyCMOS +
thread count8 +
used bySamsung Galaxy S10 +, Samsung Galaxy S10+ +, Samsung Galaxy S10e + and Samsung Galaxy S10 5G +
user equipment category downlink20 +
user equipment category uplink20 +
word size64 bit (8 octets, 16 nibbles) +