Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "read-only register"
m (David moved page Read-only register to read-only register) |
|||
| Line 1: | Line 1: | ||
| + | {{title|Read-Only (RO) Register}} | ||
A '''read-only register''' is a special type of [[microprocessor register|register]] that can only be read by the programmer. Read-only registers are typically used for things such as [[status registers]], certain [[control registers]], [[hardware timers]], [[counters]], and [[bus|data buses]] where data is only transmitted. Attempting to write to such registers typically results in a [[NOOP]] or an [[hardware exception|exception]], or on some older systems a crash. On various microprocessors some read-only registers can sometimes be set at [[boot time]]. | A '''read-only register''' is a special type of [[microprocessor register|register]] that can only be read by the programmer. Read-only registers are typically used for things such as [[status registers]], certain [[control registers]], [[hardware timers]], [[counters]], and [[bus|data buses]] where data is only transmitted. Attempting to write to such registers typically results in a [[NOOP]] or an [[hardware exception|exception]], or on some older systems a crash. On various microprocessors some read-only registers can sometimes be set at [[boot time]]. | ||
== See also == | == See also == | ||
| − | * [[ | + | * [[write-only register]] |
[[Category:Microprocessor registers]] | [[Category:Microprocessor registers]] | ||
Latest revision as of 20:32, 31 July 2017
A read-only register is a special type of register that can only be read by the programmer. Read-only registers are typically used for things such as status registers, certain control registers, hardware timers, counters, and data buses where data is only transmitted. Attempting to write to such registers typically results in a NOOP or an exception, or on some older systems a crash. On various microprocessors some read-only registers can sometimes be set at boot time.