From WikiChip
Editing qualcomm/snapdragon 800/850

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 25: Line 25:
 
|max memory=8 GiB
 
|max memory=8 GiB
 
}}
 
}}
'''Snapdragon 850''' is a high-performance {{arch|64}} [[ARM]] [[LTE]] [[system on a chip]] designed by [[Qualcomm]] and introduced in mid-[[2018]]. Fabricated on Samsung's [[10 nm process|10nm LPP process]], the 850 features four [[Kryo 385 Silver]] high-efficiency cores operating at ? GHz along with four high-performance [[Kryo 385 Gold]] operating at 2.96 GHz. The Snapdragon 850 integrates the {{qualcomm|Adreno 630}} [[GPU]] operation at ? MHz and features an X20 LTE modem supporting Cat 13 uplink and Cat 18 downlink. This chip supports up to 8 GiB of quad-channel LPDDR4X-3733 memory.
+
'''Snapdragon 850''' is a high-performance {{arch|64}} [[ARM]] [[LTE]] [[system on a chip]] designed by [[Qualcomm]] and introduced in mid-[[2018]]. Fabricated on Samsung's [[10 nm process|10nm LPP process]], the 850 features four [[Kryo 385 Silver]] high-efficiency cores operating at ? GHz along with two high-performance [[Kryo 385 Gold]] operating at 2.96 GHz. The Snapdragon 850 integrates the {{qualcomm|Adreno 630}} [[GPU]] operation at ? MHz and features an X20 LTE modem supporting Cat 13 uplink and Cat 18 downlink. This chip supports up to 8 GiB of quad-channel LPDDR4X-3733 memory.
  
 
== Overview ==
 
== Overview ==
Positioned as a replacement for the {{\\|845}} for always-connected [[ARM]]-based PCs and fabricated on Samsung's second-generation [[10 nm process|10LPP process]], the 850 is for the most part a higher-binned version of its predecessor. The chip features four high-performance cores based on the {{armh|Cortex-A75|l=arch}} microarchitecture and four low-power cores based on the {{armh|Cortex-A55|l=arch}} microarchitecture. This chip incorporates the X20 LTE modem, supporting Cat 18 up to 1.2 Gbps download and Cat 13 up to 150 Mbps upload.
+
Positioned as a replacement for the {{\\|845}} for always-connected [[ARM]]-based PCs and fabricated on Samsung's second-generation [[10 nm process|10LPP process]], the 850 is for the most part a higher-binned version of its predecessor. The chip features four high-performance cores based on the {{armh|Cortex-A75|l=arch}} microarchitecture and six low-power cores based on the {{armh|Cortex-A55|l=arch}} microarchitecture. This chip incorporates the X20 LTE modem, supporting Cat 18 up to 1.2 Gbps download and Cat 13 up to 150 Mbp upload.
 
 
== Cache ==
 
{{main|arm_holdings/microarchitectures/cortex-a75#Memory_Hierarchy|arm_holdings/microarchitectures/cortex-a55#Memory_Hierarchy|l1=Cortex-A75 § Cache|l2=Cortex-A55 § Cache}}
 
 
 
Quad-core cluster {{armh|Cortex-A75|l=arch}}:
 
{{cache size
 
|l1 cache=512 KiB
 
|l1i cache=256 KiB
 
|l1i break=4x64 KiB
 
|l1i desc=4-way set associative
 
|l1d cache=256 KiB
 
|l1d break=4x64 KiB
 
|l1d desc=4-way set associative
 
|l2 cache=1 MiB
 
|l2 break=4x256 KiB
 
|l2 desc=8-way set associative
 
}}
 
 
 
Quad-core cluster {{armh|Cortex-A55|l=arch}}:
 
{{cache size
 
|l1 cache=512 KiB
 
|l1i cache=256 KiB
 
|l1i break=4x64 KiB
 
|l1i desc=2-way set associative
 
|l1d cache=256 KiB
 
|l1d break=4x64 KiB
 
|l1d desc=4-way set associative
 
|l2 cache=512 KiB
 
|l2 break=4x128 KiB
 
|l2 desc=8-way set associative
 
}}
 
 
 
* 2 MiB L3
 
  
 
== Memory controller ==
 
== Memory controller ==

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
base frequency2,960 MHz (2.96 GHz, 2,960,000 kHz) +
core count8 +
core nameKryo 385 Gold + and Kryo 385 Silver +
designerQualcomm +
dspHexagon 685 DSP +
familySnapdragon 800 +
first announcedJune 5, 2018 +
first launchedJune 5, 2018 +
full page namequalcomm/snapdragon 800/850 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuAdreno 630 +
integrated gpu designerQualcomm +
isaARMv8 +
isa familyARM +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description4-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description4-way set associative + and 2-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + and 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldateJune 5, 2018 +
manufacturerSamsung +
market segmentMobile +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth29.87 GiB/s (30,586.88 MiB/s, 32.073 GB/s, 32,072.668 MB/s, 0.0292 TiB/s, 0.0321 TB/s) +
max memory channels4 +
microarchitectureCortex-A75 + and Cortex-A55 +
model numberSDM850 +
nameSnapdragon 850 +
process10 nm (0.01 μm, 1.0e-5 mm) +
smp max ways1 +
supported memory typeLPDDR4X-3733 +
technologyCMOS +
thread count8 +
word size64 bit (8 octets, 16 nibbles) +