From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-scnp"
< pezy‎ | pezy-scx

(Created page with "{{pezy title|PEZY-SCnp}} {{mpu | name = PEZY-SCnp | no image = | image = | image size = | caption = | designer...")
 
Line 78: Line 78:
 
}}
 
}}
 
'''PEZY-SCnp''' (SC - Super Computer; np - New Package) is a revised version of the {{pezy|PEZY-SC}} model by [[PEZY]] introduced in may of 2016. The new model uses a slightly larger package, lower core voltage, slightly higher core frequency, and thus higher performance. The PEZY-SCnp is said to deliver 1.57 TFLOPS (double-precision). PEZY also upgraded the connections from PCIe Gen2 to Gen3. PEZY-SC was As with the PEZ-SC, the SCnp is also manufactured on TSMC's 28HPC+ ([[28 nm process]]).
 
'''PEZY-SCnp''' (SC - Super Computer; np - New Package) is a revised version of the {{pezy|PEZY-SC}} model by [[PEZY]] introduced in may of 2016. The new model uses a slightly larger package, lower core voltage, slightly higher core frequency, and thus higher performance. The PEZY-SCnp is said to deliver 1.57 TFLOPS (double-precision). PEZY also upgraded the connections from PCIe Gen2 to Gen3. PEZY-SC was As with the PEZ-SC, the SCnp is also manufactured on TSMC's 28HPC+ ([[28 nm process]]).
 +
 +
== Architecture ==
 +
{{main|pezy/pezy-sc|l1=PEZY-SC}}
 +
The PEZY-SCnp's architecture is identical to the {{pezy|PEZY-SC}}.
 +
 +
== Cache ==
 +
PEZY-SC's cache is separate from the {{armh|ARM926}}'s cache which has an L1$ of 32KB (2x) and 64KB L2$ (shared).
 +
{{cache info
 +
|l1i cache=2 MB
 +
|l1i break=1024x2 KB
 +
|l1i desc=
 +
|l1i extra=(per processor element)
 +
|l1d cache=1 MB
 +
|l1d break=512x2 KB
 +
|l1d desc=
 +
|l1d extra=(per 2 processor elements)
 +
|l2 cache=4 MB
 +
|l2 break=4x2 MB
 +
|l2 desc=
 +
|l2 extra=(per city)
 +
|l3 cache=8 MB
 +
|l3 break=4x2 MB
 +
|l3 desc=
 +
|l3 extra=(per prefecture)
 +
}}
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR4-1866
 +
| controllers        = 1
 +
| channels          = 8
 +
| ecc support        = <!-- ?? -->
 +
| bandwidth schan    = 14,933 MB/s
 +
| bandwidth dchan    = 29,866 MB/s
 +
| bandwidth qchan    = 59,732 MB/s
 +
| bandwidth ochan    = 119,464 MB/s
 +
| max memory        =
 +
}}
 +
 +
== Expansions ==
 +
{{mpu expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 8
 +
| pcie config        =
 +
| pcie config 1      =
 +
| pcie config 2      =
 +
| usb revision      =
 +
| usb revision 2    =
 +
| usb ports          =
 +
| sata revision      =
 +
| sata ports        =
 +
| integrated lan    =
 +
| uart              = Yes
 +
| gp io              = Yes
 +
}}

Revision as of 20:17, 6 September 2016

Template:mpu PEZY-SCnp (SC - Super Computer; np - New Package) is a revised version of the PEZY-SC model by PEZY introduced in may of 2016. The new model uses a slightly larger package, lower core voltage, slightly higher core frequency, and thus higher performance. The PEZY-SCnp is said to deliver 1.57 TFLOPS (double-precision). PEZY also upgraded the connections from PCIe Gen2 to Gen3. PEZY-SC was As with the PEZ-SC, the SCnp is also manufactured on TSMC's 28HPC+ (28 nm process).

Architecture

Main article: PEZY-SC

The PEZY-SCnp's architecture is identical to the PEZY-SC.

Cache

PEZY-SC's cache is separate from the ARM926's cache which has an L1$ of 32KB (2x) and 64KB L2$ (shared).

Cache Info [Edit Values]
L1I$ 2 MB
"MB" is not declared as a valid unit of measurement for this property.
 		1024x2 KB (per processor element)
L1D$ 1 MB
"MB" is not declared as a valid unit of measurement for this property.
 		512x2 KB (per 2 processor elements)
L2$ 4 MB
"MB" is not declared as a valid unit of measurement for this property.
 		4x2 MB (per city)
L3$ 8 MB
"MB" is not declared as a valid unit of measurement for this property.
 		4x2 MB (per prefecture)

Memory controller

Integrated Memory Controller
Type DDR4-1866
Controllers 1
Channels 8
Bandwidth (single) 14,933 MB/s
Bandwidth (dual) 29,866 MB/s
Bandwidth (quad) 59,732 MB/s
Bandwidth (octa) 119,464 MB/s

Expansions

Template:mpu expansions

Retrieved from "https://en.wikichip.org/w/index.php?title=pezy/pezy-scx/pezy-scnp&oldid=24245"