From WikiChip
Editing nanotube-ram
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | {{title| | + | {{title|NRAM}} |
− | ''' | + | '''NRAM''' ('''Nano-RAM''') is a [[carbon nanotube]]-based [[resistance-change memory|resistance-change]] [[storage-class memory|storage-class]] [[random access memory]]. NRAM is proprietary technology developed by [[Nantero]] licenseable to manufacturers. |
== Overview == | == Overview == | ||
− | NRAM uses [[carbon nanotubes]] ( | + | NRAM uses [[carbon nanotubes]] (CTNs) as the switching medium situated between two electrodes located in the [[BEOL]]. The underlying device and substrate need not matter. It is [[resistance-change memory]] meaning an "off" state is a result of high [[resistance]] while an "on" state is a result of low resistance. The resistance of the [[bit cell]] is determined by the contact arrangement of the stochastic fabric of CNTs. When a sufficient amount of CNTs are touching each other, the overall resistance of the network of disordered CNTs is low, on the order of 100 kΩ. Likewise, when disconnected, the overall resistance of the network is very high, on the order of 1 MΩ. NRAM relies on the [[wikipedia:van der Waals force|van der Waals force]] to keep CNTs bound to each other as well as apart. |
:[[File:nram on-off.png|400px]] | :[[File:nram on-off.png|400px]] | ||
== Technology == | == Technology == | ||
− | A typical NRAM cell consists of a non-woven fabric of hundred to thousand of carbon nanotubes (CNTs). NRAM relies on the basic principle of the [[wikipedia:van der Waals force|van der Waals force]] which is used to keep the CNTs attractive once they are connected and repulsive when they are apart | + | A typical NRAM cell consists of a non-woven fabric of hundred to thousand of carbon nanotubes (CNTs). NRAM relies on the basic principle of the [[wikipedia:van der Waals force|van der Waals force]] which is used to keep the CNTs attractive once they are connected and repulsive when they are apart. An electrostatic force is needed to overcome their repulsion and connect them. Once connect the tubes will remain connected until an electrostatic force of the opposite charge breaks them apart. Therefore the entire NRAM [[bit cell]] forms a stochastic array of resistive elements. An electrostatic force is used to combine a sufficiently large amount of CNTs to lower the resistance and an opposite force is used to break them apart to significantly increase the resistance. |
An NRAM cell is largely device-agnostic (both process-agnostic and transistor-agnostic) as well as substrate-agnostic. Once the [[FEOL]] devices are fabricated, metal contacts in the [[BEOL]] are exposed where desired. A pure carbon nanotube slurry is then [[spin coated]] on top of those structures in order to form a uniform layer which is then followed by a bake and a top metal. | An NRAM cell is largely device-agnostic (both process-agnostic and transistor-agnostic) as well as substrate-agnostic. Once the [[FEOL]] devices are fabricated, metal contacts in the [[BEOL]] are exposed where desired. A pure carbon nanotube slurry is then [[spin coated]] on top of those structures in order to form a uniform layer which is then followed by a bake and a top metal. | ||
Line 19: | Line 19: | ||
== Characteristics == | == Characteristics == | ||
− | |||
NRAM is non-volatile, retaining its state without power. Under typical operating temperature (~110-140 °C), NRAM is reported to have a data retention of around 12,000 years. Under worse operating temperatures (-55 °C or 300 °C), data retention remains well over 300 years (likely over 1,000 years). There is great potential for [[radiation hardness]] due to its immunity to alpha particles. The difference between 0 and 1 is greater than 10X in the resistance between the two electrodes. This makes detection relatively simple and no complex process controls and extra calibrations across the wafer. | NRAM is non-volatile, retaining its state without power. Under typical operating temperature (~110-140 °C), NRAM is reported to have a data retention of around 12,000 years. Under worse operating temperatures (-55 °C or 300 °C), data retention remains well over 300 years (likely over 1,000 years). There is great potential for [[radiation hardness]] due to its immunity to alpha particles. The difference between 0 and 1 is greater than 10X in the resistance between the two electrodes. This makes detection relatively simple and no complex process controls and extra calibrations across the wafer. | ||
− | NRAM has a 3-5ns read/write access time, making it significantly faster than [[DRAM]] and even a viable [[last level cache]] | + | NRAM has a 3-5ns read/write access time, making it significantly faster than [[DRAM]] and even a viable [[last level cache]]. From a power perspective, NRAM consumes around 4-5 fJ/bit, slightly better than DRAM (5-7 fJ/bit). Additionally, since there is no capacitors involved, no refresh is necessary therefore the effective bandwidth over comparable DRAM products is higher. |
− | For this reason | + | For this reason NRAM offers an attractive forward scaling path beyond what DRAM can deliver. Though it would appear that DRAM should scale similarly to NRAM, in practice there is a minimum size at which DRAM can be designed. Below that size, the [[storage capacitor]] is not capable of storing enough charge. NRAM, on the other hand, keeps its state in terms of resistance levels meaning it's limited only by lithography. |
− | |||
− | |||
− | |||
== Bibliography == | == Bibliography == |