From WikiChip
Editing mediatek/helio/mt6755t

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
{{mediatek title|Helio P15 (MT6755T)}}
+
{{mediatek title|Helio P15}}
−
{{chip
+
{{mpu
−
|name=Helio P15
+
| future              = Yes
−
|no image=Yes
+
| name               = MediaTek Helio P15
−
|designer=MediaTek
+
| no image           = yes
−
|designer 2=ARM Holdings
+
| image              =
−
|manufacturer=TSMC
+
| image size          =
−
|model number=P15
+
| caption            =  
−
|part number=MT6755T
+
| designer           = MediaTek
−
|market=Mobile
+
| designer 2         = ARM Holdings
−
|market 2=Embedded
+
| manufacturer       = TSMC
−
|first announced=October 17, 2016
+
| model number       = Helio P15
−
|first launched=April, 2017
+
| part number         = MT6755T?
−
|family=Helio
+
| part number 2      = MTK6755T?
−
|series=Helio P
+
| market             = Mobile
−
|frequency=2,200 MHz
+
| market 2           = Embedded
−
|frequency 2=1,200 MHz
+
| first announced     = October 17, 2016
−
|bus type=AMBA 4 AXI
+
| first launched     =
−
|isa=ARMv8
+
| last order          =
−
|isa family=ARM
+
| last shipment      =
−
|microarch=Cortex-A53
+
| release price      =  
−
|core name=Cortex-A53
+
 
−
|process=28 nm
+
| family             = Helio
−
|technology=CMOS
+
| series             = Helio P
−
|word size=64 bit
+
| locked              =
−
|core count=8
+
| frequency           = 2,200 MHz
−
|thread count=8
+
| frequency 2         = 1,200 MHz
−
|max cpus=1
+
| bus type           = AMBA 4 AXI
−
|max memory=4 GiB
+
| bus speed          =
−
|v core=1 V
+
| bus rate            =
−
|v io=1.8 V
+
| bus links          =
−
|v io 2=2.8 V
+
| clock multiplier    =
−
|v io 3=3.3 V
+
 
−
|temp min=-20 °C
+
| isa family         = ARM
−
|temp max=80 °C
+
| isa                = ARMv8
−
|tjunc max=125 °C
+
| microarch           = Cortex-A53
−
|tstorage min=0 °C
+
| platform            =
−
|tstorage max=125 °C
+
| chipset            =
 +
| core name           = Cortex-A53
 +
| core family        =
 +
| core model          =
 +
| core stepping      =
 +
| process             = 28 nm
 +
| transistors        =
 +
| technology         = CMOS
 +
| die area            = <!-- XX mm² -->
 +
| die width          =
 +
| die length          =
 +
| word size           = 64 bit
 +
| core count         = 8
 +
| thread count       = 8
 +
| max cpus           = 1
 +
| max memory         = 4 GiB
 +
 
 +
| electrical          = Yes
 +
| power              =
 +
| v core             = 1 V
 +
| v core tolerance    =
 +
| v io               = 1.8 V
 +
| v io 2             = 2.8 V
 +
| v io 3             = 3.3 V
 +
| sdp                =
 +
| tdp                =
 +
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min           = -20 °C
 +
| temp max           = 80 °C
 +
| tjunc min          =
 +
| tjunc max           = 125 °C  
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min       = 0 °C
 +
| tstorage max       = 125 °C
 +
| tambient min        =
 +
| tambient max        =
 +
 
 +
| packaging          =
 +
| package 0          =
 +
| package 0 type      =
 +
| package 0 pins      =
 +
| package 0 pitch    =
 +
| package 0 width    =
 +
| package 0 length    =
 +
| package 0 height    =
 
}}
 
}}
−
'''Helio P15''' ('''MT6755T''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[2016]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[28 nm process]], operates at up to 2.2 GHz and supports up to 4 GiB of single-channel LPDDR3-1866 memory. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 800  MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6.
+
'''Helio P15''' ('''MT6755T'''?) is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[2016]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[28 nm process]], operates at up to 2.2 GHz and supports single-channel LPDDR3-933. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 800  MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6.
  
 
This processor is made of two independent clusters of {{armh|Cortex-A53|l=arch}} with four cores each linked together via a {{armh|CCI-400}}. The two clusters have a maximum operating frequency of 2.2 GHz and 1.2 GHz respectively.
 
This processor is made of two independent clusters of {{armh|Cortex-A53|l=arch}} with four cores each linked together via a {{armh|CCI-400}}. The two clusters have a maximum operating frequency of 2.2 GHz and 1.2 GHz respectively.
  
 
The Helio P15 is identical to the {{\\|Helio P10}} with higher clock speeds for both the GPU and CPU.
 
The Helio P15 is identical to the {{\\|Helio P10}} with higher clock speeds for both the GPU and CPU.
−
 
 
== Cache ==
 
== Cache ==
 
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}}
 
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}}
Line 61: Line 109:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
−
|type=LPDDR3-1866
+
|type=LPDDR3-933
 
|ecc=No
 
|ecc=No
 
|max mem=4 GiB
 
|max mem=4 GiB
 
|controllers=1
 
|controllers=1
 
|channels=1
 
|channels=1
−
|width=32 bit
 
 
|max bandwidth=6.95 GiB/s
 
|max bandwidth=6.95 GiB/s
 
|bandwidth schan=6.95 GiB/s
 
|bandwidth schan=6.95 GiB/s
Line 160: Line 207:
  
 
== Utilizing devices ==
 
== Utilizing devices ==
−
* [[used by::Motorola Moto M]]
+
{{empty section}}
 +
<!--
 +
* [[used by::xxxxxxxxxxxxxxx]]
 +
* [[used by::xxxxxxxxxxxxxxx]]
 +
-->
 
{{expand list}}
 
{{expand list}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/mediatek/helio/mt6755t"
Facts about "Helio P15 (MT6755T) - MediaTek"
RDF feed
base frequency2,200 MHz (2.2 GHz, 2,200,000 kHz) + and 1,200 MHz (1.2 GHz, 1,200,000 kHz) +
bus typeAMBA 4 AXI +
core count8 +
core nameCortex-A53 +
core voltage1 V (10 dV, 100 cV, 1,000 mV) +
designerMediaTek + and ARM Holdings +
familyHelio +
first announcedOctober 17, 2016 +
first launchedApril 2017 +
full page namemediatek/helio/mt6755t +
has 2g supporttrue +
has 3g supporttrue +
has 4g supporttrue +
has csd supporttrue +
has dc-hsdpa supporttrue +
has e-utran supporttrue +
has ecc memory supportfalse +
has edge supporttrue +
has gprs supporttrue +
has gsm supporttrue +
has hsupa supporttrue +
has lte advanced supporttrue +
has td-scdma supporttrue +
has umts supporttrue +
instance ofmicroprocessor +
integrated gpuMali-T860 +
integrated gpu base frequency800 MHz (0.8 GHz, 800,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units2 +
io voltage1.8 V (18 dV, 180 cV, 1,800 mV) +, 2.8 V (28 dV, 280 cV, 2,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) +
isaARMv8 +
isa familyARM +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description4-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description2-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateApril 2017 +
manufacturerTSMC +
market segmentMobile + and Embedded +
max cpu count1 +
max junction temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory bandwidth6.95 GiB/s (7,116.8 MiB/s, 7.463 GB/s, 7,462.506 MB/s, 0.00679 TiB/s, 0.00746 TB/s) +
max memory channels1 +
max operating temperature80 °C +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureCortex-A53 +
min operating temperature-20 °C +
min storage temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberP15 +
nameHelio P15 +
part numberMT6755T +
process28 nm (0.028 μm, 2.8e-5 mm) +
seriesHelio P +
smp max ways1 +
supported memory typeLPDDR3-1866 +
technologyCMOS +
thread count8 +
used byMotorola Moto M +
user equipment category6 +
word size64 bit (8 octets, 16 nibbles) +