From WikiChip
Editing mathstar/builder

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 11: Line 11:
 
| first launched    = 2003
 
| first launched    = 2003
 
| production start  = 2003
 
| production start  = 2003
| production end    = 2006
+
| production end    = 2005
 
| microarch        =  
 
| microarch        =  
 
| word              = 16 bit
 
| word              = 16 bit
Line 27: Line 27:
 
| successor link  = mathstar/arrix
 
| successor link  = mathstar/arrix
 
}}
 
}}
'''Builder''' was a family of [[FPOA]]s introduced by [[MathStar]] in 2003. This family the earliest attempt at designing an FPOA and was discontinued shortly after due to some technical issues. The Builder family was phased out entirely by 2006.
+
'''Builder''' was a family of [[FPOA]]s introduced by [[MathStar]] in 2003. This family the earliest attempt at designing an FPOA and was discontinued shortly after due to some technical issues. The Builder family was phased out entirely by 2005.
  
 
== Architecture ==
 
== Architecture ==
Line 33: Line 33:
 
The Builder family was the MathStar's initial attempt at a [[field-programmable object array]]. Each chip contains 100s of silicon objects laid out in a grid, broken down to arrays of five objects each. Instructions are loaded to each of the objects at power-up.
 
The Builder family was the MathStar's initial attempt at a [[field-programmable object array]]. Each chip contains 100s of silicon objects laid out in a grid, broken down to arrays of five objects each. Instructions are loaded to each of the objects at power-up.
  
 +
[[File:mathstar layout.png|left]]
 
Inter-Object communication was done primarily by passing data to the nearest neighbor through a unidirectional synchronous interconnect. Communication is configured dynamically and on-demand. Each object had the facilities needed for clock synchronization, [[built-in self-test]], etc...
 
Inter-Object communication was done primarily by passing data to the nearest neighbor through a unidirectional synchronous interconnect. Communication is configured dynamically and on-demand. Each object had the facilities needed for clock synchronization, [[built-in self-test]], etc...
  
 
=== Object ===
 
=== Object ===
[[File:mathstar layout.png|right]]
 
 
There are five different types of components: [[Arithmetic Logic Unit]] (ALU), [[Content Addressable Memory]] (CAM), [[Cyclic Redundancy Check]] (CRC), [[Multiply Accumulator]] (MAC), and [[Register File]] (RF). The control program guides the overall program execution and the datapath setup. Datapath is {{arch|16}} but may be combined with adjacent objects to [[bit-slice microprocessor|form larger datapaths]] of desired size.
 
There are five different types of components: [[Arithmetic Logic Unit]] (ALU), [[Content Addressable Memory]] (CAM), [[Cyclic Redundancy Check]] (CRC), [[Multiply Accumulator]] (MAC), and [[Register File]] (RF). The control program guides the overall program execution and the datapath setup. Datapath is {{arch|16}} but may be combined with adjacent objects to [[bit-slice microprocessor|form larger datapaths]] of desired size.
 
 
Type:
 
* [[arithmetic logic unit|ALU]]
 
** {{arch|16}} add/sub/shift/rotate/AND/OR/XOR
 
** circuitry for cascading status bits for making larger word
 
* [[truth function]]
 
** 4x 4:1 [[lookup table]]s
 
* [[multiply accumulator|MAC]]
 
** 16x16 single clock cycle [[multiplier]]
 
** 40-bit [[accumulator]]
 
* [[register file|RF]]
 
** 320 Bytes
 
** Configurable 20 or 40-bit data
 
** Two modes:
 
*** Dual-ported RAM, single-cycle access
 
*** Single-cycle FIFO
 
* [[crc unit|CRC]]
 
** 16x 20-bit patterns
 
** 20-bit result
 
** output feedback
 
* Internal Block [[RAM]]
 
** 1024x76b (9KB)
 
  
 
{{clear}}
 
{{clear}}
 
 
== Members ==
 
== Members ==
 
The amount and types of the individual objects were chosen based on the applications the were meant to run on the chip. MathStar divided the product line into BridgeBuilder, FilterBuilder, StorageBuilder, SecurityBuilder and SwitchBuilder.
 
The amount and types of the individual objects were chosen based on the applications the were meant to run on the chip. MathStar divided the product line into BridgeBuilder, FilterBuilder, StorageBuilder, SecurityBuilder and SwitchBuilder.
Line 69: Line 45:
 
=== BridgeBuilder ===
 
=== BridgeBuilder ===
 
The BridgeBuilder series was designed for high-speed networking applications handling 10Gbps or more as well as bus bridging applications.
 
The BridgeBuilder series was designed for high-speed networking applications handling 10Gbps or more as well as bus bridging applications.
 
{| class="wikitable sortable"
 
! Model !! Objects !! Parallel I/O Inter. !! Serial I/O Trans. !! GPIO !! 36-bit Memory Cntr
 
|-
 
| {{\|SOA13C20}} || 200 || 0-1 || 0-4 || 50-200 || 0-2
 
|-
 
| {{\|SOA13C40}} || 400 || 0-2 || 0-16 || 50-200 || 0-2
 
|-
 
| {{\|SOA13C80}} || 800 || 0-2 || 0-16 || 50-200 || 2-4
 
|-
 
| {{\|SOA13C120}} || 1200 || 0-3 || 16 || 50-200 || 4
 
|}
 
  
 
=== FilterBuilder ===
 
=== FilterBuilder ===
The FilterBuilder series was designed for filter applications (high performance [[fast Fourier transform|FFTs]] and [[finite impulse response|FIRs]]).
+
{{empty section}}
 
 
{| class="wikitable sortable"
 
! Model !! Objects !! Parallel I/O Inter. !! GPIO !! 36-bit Memory Cntr
 
|-
 
| {{\|SOA13D156}} || 156 || 0-1 || 50-200 || 0-2
 
|-
 
| {{\|SOA13D40}} || 400 || 0-2 || 50-200 || 0-2
 
|}
 
  
 
=== StorageBuilder ===
 
=== StorageBuilder ===
The FilterBuilder series was aimed to be combined with MathStar's network [[offload engine]].
+
{{empty section}}
  
 
=== SecurityBuilder ===
 
=== SecurityBuilder ===
The SecurityBuilder series was designed for various security applications with libraries that implement custom versions of security protocols at up to 10Gbps throughput.
+
{{empty section}}
  
 
=== SwitchBuilder ===
 
=== SwitchBuilder ===
The SwitchBuilder series was designed for high-performance switching/networking applications such as for PCI-Express, Fibre Channel, Ethernet, RapidIO and others.
+
{{empty section}}
 
 
== Documents ==
 
 
 
=== Datasheet / Brief ===
 
* [[:File:mathstar fpoa architecture.pdf|MathStar FPOA Architecture]], 2003
 
* [[:File:mathstar builder product family.pdf|MathStar Builder Family]], 2003
 
* [[:File:mathstar bridgebuilder.pdf|MathStar BridgeBuilder Series]], 2003
 
* [[:File:mathstar filterbuilder series.pdf|MathStar FilterBuilder Series]], 2005
 
 
 
=== Software ===
 
* [[:File:mathstar tools overview.pdf|MathStar Tools Overview]]
 
 
 
=== Application Notes ===
 
* [[:File:8K AppNote.pdf|8K Point FFT Implementation]]
 
* [[:File:1024 AppNote.pdf|1024 Point FFT Implementation]]
 
* [[:File:polyphase fft.pdf|64 8-Tap PolyPhase FFT Implementation]]
 
* [[:File:RAID 6 Q Encode.pdf|RAID 6 Q Encoder Implementation]]
 
 
 
== See also ==
 
* [[field-programmable object array]]
 
* Ambric's {{ambric|Am2000}}
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Builder - MathStar"
designerMathStar +
first announced2002 +
first launched2003 +
full page namemathstar/builder +
instance ofintegrated circuit family +
main designerMathStar +
manufacturerTSMC +
nameBuilder +
process130 nm (0.13 μm, 1.3e-4 mm) +
technologyCMOS +
word size16 bit (2 octets, 4 nibbles) +