From WikiChip
Editing loongson/godson 2
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 43: | Line 43: | ||
The next few successors introduced incrementally better clock speeds (doubling with each model) along with a larger cache and improved [[branch predictor]]s for triple the performance improvement each time. With the introduction of the {{\|2E}}, ICT reached 1 GHz clock frequency. This was the first such achievement for an entirely Chinese-based design. Those models were all manufactured on [[SMICS]]'s [[0.18 µm process]] as well. | The next few successors introduced incrementally better clock speeds (doubling with each model) along with a larger cache and improved [[branch predictor]]s for triple the performance improvement each time. With the introduction of the {{\|2E}}, ICT reached 1 GHz clock frequency. This was the first such achievement for an entirely Chinese-based design. Those models were all manufactured on [[SMICS]]'s [[0.18 µm process]] as well. | ||
− | In | + | In March 2007 it was announced thaat Loongson signed an agreement with [[STMicroelectronics]] to fabricate the Godson chips. Later models started using ST's [[90 nm process]] followed by [[65 nm]]. |
The introduction of the {{\|2E}} brought about higher integration with the introduction of an on-die [[northbridge]], incorporating a DDR1 memory controller. With the launch of the {{\|2F}} in 2008, ICT improved their integrated memory controller capabilities and started integrating some components of the [[southbridge]] as well ([[HyperTransport]], [[PCI]]/[[PCI-E]]). | The introduction of the {{\|2E}} brought about higher integration with the introduction of an on-die [[northbridge]], incorporating a DDR1 memory controller. With the launch of the {{\|2F}} in 2008, ICT improved their integrated memory controller capabilities and started integrating some components of the [[southbridge]] as well ([[HyperTransport]], [[PCI]]/[[PCI-E]]). |
Facts about "Godson 2 - Loongson"
designer | Institute of Computing Technology of the Chinese Academy of Sciences + and Loongson + |
first announced | 2003 + |
first launched | October 17, 2003 + |
full page name | loongson/godson 2 + |
instance of | microprocessor family + |
instruction set architecture | MIPS64 + |
main designer | Institute of Computing Technology of the Chinese Academy of Sciences + |
manufacturer | SMICS + and STMicroelectronics + |
microarchitecture | GS464 + |
name | Godson 2 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) +, 90 nm (0.09 μm, 9.0e-5 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) + and 130 nm (0.13 μm, 1.3e-4 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |