From WikiChip
Editing intel/xeon w

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 12: Line 12:
 
| isa              = x86-64
 
| isa              = x86-64
 
| microarch        = Skylake
 
| microarch        = Skylake
−
| microarch 2      = Cascade Lake
 
 
| word              = 64 bit
 
| word              = 64 bit
 
| proc              = 14 nm
 
| proc              = 14 nm
Line 18: Line 17:
 
| clock min        = 2.3 GHz
 
| clock min        = 2.3 GHz
 
| clock max        = 4.0 GHz
 
| clock max        = 4.0 GHz
−
| package          = FCLGA-2066 or FCLGA3647
+
| package          = FCLGA-2066
−
| socket            = Socket R4 or Socket P
+
| socket            = Socket R4
  
 
| succession      = Yes
 
| succession      = Yes
Line 30: Line 29:
  
 
== Overview ==
 
== Overview ==
−
[[File:intel xeon w intro.jpg|right|thumb]]
 
 
The Xeon W family targets business and enterprise-class performance workstations, situated below the scalable Xeon family and above the {{intel|Xeon E3}}. Compared to the {{intel|Xeon E3}}, Xeon W come with more cores, more [[PCIe]] lanes, [[ECC]] memory, generally almost all available technologies offered by the chip, volume management and various RAS features.
 
The Xeon W family targets business and enterprise-class performance workstations, situated below the scalable Xeon family and above the {{intel|Xeon E3}}. Compared to the {{intel|Xeon E3}}, Xeon W come with more cores, more [[PCIe]] lanes, [[ECC]] memory, generally almost all available technologies offered by the chip, volume management and various RAS features.
−
 
+
[[File:intel xeon w intro.jpg|left|100px]]
−
Originally introduced in August [[2017]], the Xeon W family is [[Intel]]'s family of workstation-class processors. Prior to their introduction, this segment was served by {{intel|Xeon E5}} family 1600-series. Prior to {{intel|Skylake (server)|Skylake|l=arch}}, the server segment and high-HEDT as well as workstations shared the same socket. With Skylake, the server segment diverged with the workstations and [[HEDT]] parts having their own [[socket]]. The Xeon W family and the HEDT {{intel|Core i7}}/{{intel|Core i9}} parts share the same socket.
+
Introduced in August 2017, the Xeon W family is [[Intel]]'s family of workstation-class processors. Prior to their introduction, this segment was served by {{intel|Xeon E5}} family 1600-series. Prior to {{intel|Skylake (server)|Skylake|l=arch}}, the server segment and high-HEDT as well as workstations shared the same socket. With Skylake, the server segment diverged with the workstations and [[HEDT]] parts having their own [[socket]]. The Xeon W family and the HEDT {{intel|Core i7}}/{{intel|Core i9}} parts share the same socket.
−
 
 
−
The Xeon W family is split into two series - 2000 and 3000 - where the 3000 is positioned above the 2000-series lineup in the product stack. The major difference between the two is that the 3000-series uses the same platform and socket as the mainstream {{intel|Xeon Scalable}} lineup while the 2000-series processors use the enthusiasts platform. Because of that, the 3000 series can provide some additional features such as higher core-count and I/O compared to the 2000-series.
 
−
 
 
−
== Naming scheme ==
 
−
Xeon W SKUs follow the following naming scheme.
 
−
 
 
−
[[File:xeon w naming scheme.svg|600px]]
 
  
 
== Members ==
 
== Members ==
−
=== W-2000 ===
+
=== W-2100-Series (Skylake) ===
−
The W-2000 series is the mainstream workstation series.
 
−
 
 
−
==== W-2100-Series (Skylake) ====
 
 
{{main|intel/microarchitectures/skylake (server)|l1=Skylake (server) Microarchitecture}}
 
{{main|intel/microarchitectures/skylake (server)|l1=Skylake (server) Microarchitecture}}
 
Skylake-based Xeon W processors come with all the features enabled and only [[core count]] and {{intel|frequency behavior|frequency}} being the differentiating feature, with the exception of the two low-end models. For the most part, all models come with {{x86|AVX-512}} along with two full execution units, similar to the high-end {{intel|Skylake SP|l=core}} models. All models have 48 [[PCIe]] lanes and have all the following features in common:
 
Skylake-based Xeon W processors come with all the features enabled and only [[core count]] and {{intel|frequency behavior|frequency}} being the differentiating feature, with the exception of the two low-end models. For the most part, all models come with {{x86|AVX-512}} along with two full execution units, similar to the high-end {{intel|Skylake SP|l=core}} models. All models have 48 [[PCIe]] lanes and have all the following features in common:
Line 54: Line 42:
 
* '''I/O:''' 48 [[PCIe]] 3.0 Lanes
 
* '''I/O:''' 48 [[PCIe]] 3.0 Lanes
 
* '''TDP:''' 120 W / 140 W
 
* '''TDP:''' 120 W / 140 W
−
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, {{x86|AVX-512}}-{{x86|AVX512F|F}}/{{x86|AVX512CD|CD}}/{{x86|AVX512BW|BW}}/{{x86|AVX512DQ|DQ}}/{{x86|AVX512VL|VL}} with 2 FMA units)
+
* '''ISA:''' Everything up to {{x86|AVX-512}} (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL)
 
* '''Features:''' {{intel|Speed Shift}}, {{intel|vPro}}, {{intel|VT-x}}/{{intel|EPT}}, {{intel|VT-d}}, {{intel|TBT 2.0}}, {{intel|TSX}}, {{intel|TXT}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, {{intel|MPX}}, {{intel|OS Guard}}, and {{intel|Volume Management Device}} (VMD).
 
* '''Features:''' {{intel|Speed Shift}}, {{intel|vPro}}, {{intel|VT-x}}/{{intel|EPT}}, {{intel|VT-d}}, {{intel|TBT 2.0}}, {{intel|TSX}}, {{intel|TXT}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, {{intel|MPX}}, {{intel|OS Guard}}, and {{intel|Volume Management Device}} (VMD).
  
Line 68: Line 56:
 
{{comp table start}}
 
{{comp table start}}
 
<table class="comptable sortable tc4 tc5 tc11">
 
<table class="comptable sortable tc4 tc5 tc11">
−
{{comp table header|main|11:List of Skylake W-based Processors}}
+
{{comp table header|main|10:List of Skylake W-based Processors}}
−
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%Turbo|Mem Type|%Max Mem}}
+
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%Turbo|AVX-512 Units}}
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake W]]
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake W]]
 
  |?full page name
 
  |?full page name
Line 82: Line 70:
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
−
  |?supported memory type
+
  |?number of avx-512 execution units
−
|?max memory#GiB
 
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=13
+
  |userparam=12
 
  |sort=model number
 
  |sort=model number
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Skylake W]]}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Skylake W]]}}
−
</table>
 
−
{{comp table end}}
 
−
 
−
==== W-2200-Series (Cascade Lake) ====
 
−
=== W-3000 ===
 
−
Xeon W 3000 series was derived from the SP line of server processors, because those had dies with more than 18 cores. As such this line of processors uses Socket 3647 like the Xeon SP series. Since they are limited to single socket they possess no UPI-Links or Intel Omni-Path.
 
−
==== W-3100-Series (Skylake) ====
 
−
{{main|intel/microarchitectures/skylake|l1=Skylake Microarchitecture}}
 
−
{{comp table start}}
 
−
<table class="comptable sortable tc4 tc5 tc11">
 
−
{{comp table header|main|12:List of Skylake W-based Processors}}
 
−
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%{{intel|turbo boost|Turbo}}|%{{intel|turbo boost max|Turbo Max}}|Mem Type|%Max Mem}}
 
−
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake SP]] [[family::Xeon W]]
 
−
|?full page name
 
−
|?model number
 
−
|?first launched
 
−
|?release price
 
−
|?core count
 
−
|?thread count
 
−
|?tdp
 
−
|?l2$ size
 
−
|?l3$ size
 
−
|?base frequency#GHz
 
−
|?turbo frequency (1 core)#GHz
 
−
|?intel turbo boost max technology 3 0 frequency#GHz
 
−
|?supported memory type
 
−
|?max memory#TiB
 
−
|format=template
 
−
|template=proc table 3
 
−
|userparam=14
 
−
|sort=model number
 
−
|mainlabel=-
 
−
}}
 
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Skylake SP]] [[family::Xeon W]]}}
 
−
</table>
 
−
{{comp table end}}
 
−
==== W-3200-Series (Cascade Lake) ====
 
−
{{main|intel/microarchitectures/cascade lake|l1=Cascade Lake Microarchitecture}}
 
−
In early 2019 Intel launched their W-3200 series processors based on the {{intel|Cascade Lake|l=arch}} microarchitecture. Those processors are fabricated on an enhanced [[14 nm process]] which allows for higher clock speeds and introduced a {{intel|Cascade Lake#Key changes from Skylake|l=arch|number of}} hardware changes against the various [[speculative execution]] [[side channel analysis|vulnerabilities]]. Those processors also introduced new {{x86|AVX-512 VNNI|new instructions}} for the [[acceleration]] of machine learning (inference), {{intel|Turbo Boost Max}}, and increased the PCIe lanes to 64. All processors also have the following features in common:
 
−
 
−
* '''Proc:''' [[14 nm process]]
 
−
* '''Bus:''' DMI 3.0
 
−
* '''Mem:''' 1 TiB of hexa-channel DDR4-2933 ECC Memory
 
−
** "''M''" models have 2 TiB extended memory support
 
−
* '''I/O:''' 64 [[PCIe]] 3.0 Lanes
 
−
* '''TDP:''' 160 W, 180 W, 205 W
 
−
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, {{x86|AVX-512}}-{{x86|AVX512F|F}}/{{x86|AVX512CD|CD}}/{{x86|AVX512BW|BW}}/{{x86|AVX512DQ|DQ}}/{{x86|AVX512VL|VL}}/{{x86|AVX512VNNI|VNNI}} with 2 FMA units)
 
−
* '''Features:''' {{intel|Speed Shift}}, {{intel|vPro}}, {{intel|VT-x}}/{{intel|EPT}}, {{intel|VT-d}}, {{intel|TBT 2.0}}, {{intel|TSX}}, {{intel|TXT}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, {{intel|MPX}}, {{intel|OS Guard}}, and {{intel|Volume Management Device}} (VMD).
 
−
 
−
<!-- NOTE:
 
−
          This table is generated automatically from the data in the actual articles.
 
−
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
−
          created and tagged accordingly.
 
−
 
−
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
−
-->
 
−
{{comp table start}}
 
−
<table class="comptable sortable tc4 tc5 tc11">
 
−
{{comp table header|main|12:List of Cascade Lake W-based Processors}}
 
−
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%{{intel|turbo boost|Turbo}}|%{{intel|turbo boost max|Turbo Max}}|Mem Type|%Max Mem}}
 
−
{{#ask: [[Category:microprocessor models by intel]] [[core name::Cascade Lake SP]] [[family::Xeon W]]
 
−
|?full page name
 
−
|?model number
 
−
|?first launched
 
−
|?release price
 
−
|?core count
 
−
|?thread count
 
−
|?tdp
 
−
|?l2$ size
 
−
|?l3$ size
 
−
|?base frequency#GHz
 
−
|?turbo frequency (1 core)#GHz
 
−
|?intel turbo boost max technology 3 0 frequency#GHz
 
−
|?supported memory type
 
−
|?max memory#TiB
 
−
|format=template
 
−
|template=proc table 3
 
−
|userparam=14
 
−
|sort=model number
 
−
|mainlabel=-
 
−
}}
 
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Cascade Lake SP]] [[family::Xeon W]]}}
 
−
</table>
 
−
{{comp table end}}
 
−
==== W-3300-Series (Ice Lake) ====
 
−
{{main|intel/microarchitectures/ice lake|l1=Ice Lake Microarchitecture}}
 
−
{{comp table start}}
 
−
<table class="comptable sortable tc4 tc5 tc11">
 
−
{{comp table header|main|12:List of Ice Lake W-based Processors}}
 
−
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%{{intel|turbo boost|Turbo}}|%{{intel|turbo boost max|Turbo Max}}|Mem Type|%Max Mem}}
 
−
{{#ask: [[Category:microprocessor models by intel]] [[core name::Ice Lake SP]] [[family::Xeon W]]
 
−
|?full page name
 
−
|?model number
 
−
|?first launched
 
−
|?release price
 
−
|?core count
 
−
|?thread count
 
−
|?tdp
 
−
|?l2$ size
 
−
|?l3$ size
 
−
|?base frequency#GHz
 
−
|?turbo frequency (1 core)#GHz
 
−
|?intel turbo boost max technology 3 0 frequency#GHz
 
−
|?supported memory type
 
−
|?max memory#TiB
 
−
|format=template
 
−
|template=proc table 3
 
−
|userparam=14
 
−
|sort=model number
 
−
|mainlabel=-
 
−
}}
 
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Ice Lake SP]] [[family::Xeon W]]}}
 
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_w"
Facts about "Xeon W - Intel"
RDF feed
designerIntel +
first announcedAugust 29, 2017 +
first launchedAugust 29, 2017 +
full page nameintel/xeon w +
instance ofmicroprocessor family +
instruction set architecturex86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureSkylake + and Cascade Lake +
nameXeon W +
packageFCLGA-2066 or FCLGA3647 +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 or Socket P +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +