From WikiChip
Editing intel/xeon silver/4214y

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
{{intel title|Xeon Silver 4214Y}}
+
{{intel title|Xeon Silver 4214M}}
 
{{chip
 
{{chip
−
|name=Xeon Silver 4214Y
+
|future=Yes
−
|image=cascade lake sp (front).png
+
|name=Xeon Silver 4214M
 +
|image=skylake sp (basic).png
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
−
|model number=4214Y
+
|model number=4214M
−
|part number=CD8069504294401
 
−
|s-spec=SRFDG
 
−
|s-spec qs=QRHY
 
 
|market=Server
 
|market=Server
−
|first announced=April 2, 2019
+
|first announced=2019
−
|first launched=April 2, 2019
+
|first launched=2019
−
|release price (tray)=$768.00
 
 
|family=Xeon Silver
 
|family=Xeon Silver
−
|series=4200
+
|series=4000
 
|locked=Yes
 
|locked=Yes
 
|frequency=2,200 MHz
 
|frequency=2,200 MHz
−
|turbo frequency1=3,200 MHz
 
 
|clock multiplier=22
 
|clock multiplier=22
 
|isa=x86-64
 
|isa=x86-64
Line 26: Line 22:
 
|core name=Cascade Lake SP
 
|core name=Cascade Lake SP
 
|core family=6
 
|core family=6
−
|core stepping=L0
 
−
|core stepping 2=L1
 
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
 
|word size=64 bit
 
|word size=64 bit
−
|core count=12
+
|core count=10
−
|thread count=24
+
|thread count=20
−
|max memory=1 TiB
 
 
|max cpus=2
 
|max cpus=2
−
|smp interconnect=UPI
 
−
|smp interconnect links=2
 
−
|smp interconnect rate=9.6 GT/s(qs)
 
−
|tdp=85 W
 
 
|tcase min=0 °C
 
|tcase min=0 °C
−
|tcase max=77 °C
+
|tcase max=78 °C
−
|package name 1=intel,fclga_3647
+
|package module 1={{packages/intel/fclga-3647}}
 
}}
 
}}
−
'''Xeon Silver 4214Y''' is a {{arch|64}} [[dodeca-core]] [[x86]] mid-range performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Silver 4214Y is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports dual-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as two {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 85 W and features a {{intel|turbo boost}} frequency of up to 3.2 GHz.
+
'''Xeon Silver 4214M''' is a {{arch|64}} [[dodeca-core]] [[x86]] dual-socket mid-range performance server microprocessor set to be introduced by [[Intel]] in early 2019. The Silver 4214M, which is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.2 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to ? GHz, supports up ? GiB of hexa-channel DDR4-2400 ECC memory.
  
−
As indicated by the "''Y''" suffix, this model features {{intel|Speed Select Technology}} (SST). It can be configured at 3 different core counts and frequencies - 12 cores, 10 cores, and 8 cores.
+
 
 +
{{unknown features}}
  
  
Line 73: Line 63:
 
|type=DDR4-2400
 
|type=DDR4-2400
 
|ecc=Yes
 
|ecc=Yes
−
|max mem=1 TiB
+
|max mem=768 GiB
 
|controllers=2
 
|controllers=2
 
|channels=6
 
|channels=6
Line 84: Line 74:
  
 
== Expansions ==
 
== Expansions ==
−
{{expansions main
+
{{expansions
−
|
+
| pcie revision     = 3.0
−
{{expansions entry
+
| pcie lanes         = 48
−
|type=PCIe
+
| pcie config       = x16
−
|pcie revision=3.0
+
| pcie config 2     = x8
−
|pcie lanes=48
+
| pcie config 3     = x4
−
|pcie config=1x16
 
−
|pcie config 2=x8
 
−
|pcie config 3=x4
 
−
}}
 
 
}}
 
}}
  
Line 127: Line 113:
 
|avx512vbmi=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124fmaps=No
−
|avx512vnni=Yes
 
 
|avx5124vnniw=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|avx512vpopcntdq=No
Line 143: Line 128:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
−
|bfloat16=No
 
 
|tbt1=No
 
|tbt1=No
 
|tbt2=Yes
 
|tbt2=Yes
Line 153: Line 137:
 
|fastmem=No
 
|fastmem=No
 
|ivmd=Yes
 
|ivmd=Yes
−
|intelnodecontroller=No
 
 
|intelnode=Yes
 
|intelnode=Yes
 
|kpt=Yes
 
|kpt=Yes
 
|ptt=Yes
 
|ptt=Yes
−
|intelrunsure=No
 
 
|mbe=Yes
 
|mbe=Yes
 
|isrt=No
 
|isrt=No
Line 170: Line 152:
 
|vpro=Yes
 
|vpro=Yes
 
|vtx=Yes
 
|vtx=Yes
−
|vtd=Yes
+
|vtd=No
 
|ept=Yes
 
|ept=Yes
 
|mpx=No
 
|mpx=No
Line 176: Line 158:
 
|securekey=No
 
|securekey=No
 
|osguard=No
 
|osguard=No
−
|intqat=No
 
−
|dlboost=Yes
 
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 191: Line 171:
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
−
}}
 
−
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=2,200MHz
 
−
|freq_1=3,200MHz
 
−
|freq_2=3,200MHz
 
−
|freq_3=3,000MHz
 
−
|freq_4=3,000MHz
 
−
|freq_5=2,900MHz
 
−
|freq_6=2,900MHz
 
−
|freq_7=2,900MHz
 
−
|freq_8=2,900MHz
 
−
|freq_9=2,700MHz
 
−
|freq_10=2,700MHz
 
−
|freq_11=2,700MHz
 
−
|freq_12=2,700MHz
 
−
|freq_avx2_base=1,800MHz
 
−
|freq_avx2_1=3,100MHz
 
−
|freq_avx2_2=3,100MHz
 
−
|freq_avx2_3=2,900MHz
 
−
|freq_avx2_4=2,900MHz
 
−
|freq_avx2_5=2,800MHz
 
−
|freq_avx2_6=2,800MHz
 
−
|freq_avx2_7=2,800MHz
 
−
|freq_avx2_8=2,800MHz
 
−
|freq_avx2_9=2,400MHz
 
−
|freq_avx2_10=2,400MHz
 
−
|freq_avx2_11=2,400MHz
 
−
|freq_avx2_12=2,400MHz
 
−
|freq_avx512_base=1,300MHz
 
−
|freq_avx512_1=2,000MHz
 
−
|freq_avx512_2=2,000MHz
 
−
|freq_avx512_3=1,800MHz
 
−
|freq_avx512_4=1,800MHz
 
−
|freq_avx512_5=1,700MHz
 
−
|freq_avx512_6=1,700MHz
 
−
|freq_avx512_7=1,700MHz
 
−
|freq_avx512_8=1,700MHz
 
−
|freq_avx512_9=1,600MHz
 
−
|freq_avx512_10=1,600MHz
 
−
|freq_avx512_11=1,600MHz
 
−
|freq_avx512_12=1,600MHz
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_silver/4214y"
Facts about "Xeon Silver 4214Y - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Silver 4214Y - Intel#pcie +
base frequency2,200 MHz (2.2 GHz, 2,200,000 kHz) +
chipsetLewisburg +
clock multiplier22 +
core count12 +
core family6 +
core nameCascade Lake SP +
core steppingL0 + and L1 +
designerIntel +
familyXeon Silver +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon silver/4214y +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Deep Learning Boost +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel VT-d +, Intel VT-x +, Intel vPro Technology +, Speed Shift Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has intel deep learning boosttrue +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size768 KiB (786,432 B, 0.75 MiB) +
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description16-way set associative +
l2$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
l3$ description11-way set associative +
l3$ size16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldateApril 2, 2019 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max case temperature350.15 K (77 °C, 170.6 °F, 630.27 °R) +
max cpu count2 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels6 +
microarchitectureCascade Lake +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number4214Y +
nameXeon Silver 4214Y +
packageFCLGA-3647 +
part numberCD8069504294401 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 768.00 (€ 691.20, £ 622.08, ¥ 79,357.44) +
release price (tray)$ 768.00 (€ 691.20, £ 622.08, ¥ 79,357.44) +
s-specSRFDG +
s-spec (qs)QRHY +
series4200 +
smp interconnectUPI +
smp interconnect links2 +
smp interconnect rate9.6 GT/s(qs) +
smp max ways2 +
socketLGA-3647 + and Socket P +
supported memory typeDDR4-2400 +
tdp85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technologyCMOS +
thread count24 +
turbo frequency (1 core)3,200 MHz (3.2 GHz, 3,200,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +