From WikiChip
Editing intel/xeon platinum/8173m

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Platinum 8173M}}
 
{{intel title|Xeon Platinum 8173M}}
−
{{chip
+
{{mpu
−
|future=Yes
+
| future             = Yes
−
|name=Xeon Platinum 8173M
+
| name               = Xeon Platinum 8173M
−
|image=skylake sp (basic).png
+
| no image           = Yes
−
|designer=Intel
+
| image              =
−
|manufacturer=Intel
+
| image size          =
−
|model number=8173M
+
| caption            =  
−
|market=Server
+
| designer           = Intel
−
|family=Xeon Platinum
+
| manufacturer       = Intel
−
|series=8000
+
| model number       = 8173M
−
|frequency=2,100 MHz
+
| part number        =
−
|turbo frequency1=3,800
+
| part number 1      =
−
|turbo frequency=Yes
+
| part number 2      =
−
|clock multiplier=21
+
| s-spec              =
−
|isa=x86-64
+
| s-spec 2            =
−
|isa family=x86
+
| market             = Server
−
|microarch=Skylake (server)
+
| first announced    =
−
|platform=Purley
+
| first launched      =
−
|chipset=Lewisburg
+
| last order          =
−
|core name=Skylake SP
+
| last shipment      =
−
|core family=6
+
| release price      =
−
|process=14 nm
+
 
−
|technology=CMOS
+
| family             = Xeon Platinum
−
|word size=64 bit
+
| series             = 8100
−
|core count=28
+
| locked              = Yes
−
|thread count=56
+
| frequency           = 2,000 MHz
−
|max cpus=8
+
| turbo frequency    = Yes
−
|max memory=1,536 GiB
+
| turbo frequency1   = 3,500 MHz
−
|package name 1=intel,fclga_3647
+
| turbo frequency2    =
 +
| turbo frequency3    =
 +
| turbo frequency4    =
 +
| turbo frequency5    =
 +
| turbo frequency6    =
 +
| turbo frequency7    =
 +
| turbo frequency8    =
 +
| bus type            = DMI 3.0
 +
| bus speed          =
 +
| bus rate            = 8 GT/s
 +
| bus links          = 4
 +
| clock multiplier   = 21
 +
| cpuid              =
 +
| cpuid 2            =
 +
 
 +
| isa family          = x86-64
 +
| isa                 = x86
 +
| microarch           = Skylake
 +
| platform           = Purley
 +
| chipset             = Lewisburg
 +
| core name           = Skylake SP
 +
| core family         =  
 +
| core model          =
 +
| core stepping      = H0
 +
| process             = 14 nm
 +
| transistors        =
 +
| technology         = CMOS
 +
| die area            = <!-- XX mm² -->
 +
| die width          =
 +
| die length          =
 +
| word size           = 64 bit
 +
| core count         = 28
 +
| thread count       = 56
 +
| max cpus           = 2
 +
| max memory         =
 +
 
 +
| electrical          =
 +
| power              =
 +
| average power      =
 +
| idle power          =
 +
| v core              =
 +
| v core tolerance    = <!-- OR ... -->
 +
| v core min          =
 +
| v core max          =
 +
| v io                =
 +
| v io tolerance      =
 +
| v io 2              = <!-- OR ... -->
 +
| v io 3              =
 +
| sdp                =
 +
| tdp                = 165 W
 +
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min            = <!-- use TJ/TC whenever possible instead -->
 +
| temp max            =
 +
| tjunc min          = <!-- .. °C -->
 +
| tjunc max          =
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min        =
 +
| tstorage max        =
 +
| tambient min        =
 +
| tambient max        =  
 +
 
 +
| package module 1   =
 +
| package module 2    =
 +
<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
 +
| packaging          = Yes
 +
| package 0          = FCLGA-3647
 +
| package 0 type      = LGA
 +
| package 0 pins      = 3647
 +
| package 0 pitch    =
 +
| package 0 width    =
 +
| package 0 length    =
 +
| package 0 height    =
 +
| socket 0            = LGA-3647
 +
| socket 0 type      = LGA
 
}}
 
}}
−
'''Xeon Platinum 8173M''' is a {{arch|64}} [[28-core]] [[x86]] multi-socket highest performance server microprocessor introduced by [[Intel]] in 2017. This chip supports up to 8-way multiprocessing. The Platinum 8173M, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 205 W and a {{intel|turbo boost}} frequency of up to 3,8 GHz, supports up 1.5 TiB GiB of hexa-channel DDR4-2666 ECC memory.
+
'''Xeon Platinum 8173M''' is a {{arch|64}} [[x86]] high-performance server [[octacosa-core]] [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 8173M operates at 2.0 GHz with a TDP of 165 W and a turbo boost frequency of 3.5 GHz for a single core.
−
 
 
−
As indicated by the ''M'' suffix, this specific model supports double the memory capacity for up to 1.5 TiB per socket.
 
  
  
 
{{unknown features}}
 
{{unknown features}}
−
 
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{cache size
 
{{cache size
 
|l1 cache=1.75 MiB
 
|l1 cache=1.75 MiB
Line 63: Line 138:
 
|type=DDR4-2666
 
|type=DDR4-2666
 
|ecc=Yes
 
|ecc=Yes
−
|max mem=1,536 GiB
+
|max mem=
−
|controllers=2
+
|controllers=1
 
|channels=6
 
|channels=6
 
|max bandwidth=119.21 GiB/s
 
|max bandwidth=119.21 GiB/s
−
|bandwidth schan=19.87 GiB/s
+
|bandwidth schan=19.89 GiB/s
−
|bandwidth dchan=39.74 GiB/s
+
|bandwidth dchan=39.72 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth hchan=119.21 GiB/s
 
|bandwidth hchan=119.21 GiB/s
−
}}
 
−
 
−
== Expansions ==
 
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 48
 
−
| pcie config        = x16
 
−
| pcie config 2      = x8
 
−
| pcie config 3      = x4
 
 
}}
 
}}
  
Line 103: Line 169:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
−
|avx512f=Yes
+
|avx512=Yes
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 129: Line 184:
 
|f16c=Yes
 
|f16c=Yes
 
|tbt1=No
 
|tbt1=No
−
|tbt2=Yes
+
|tbt2=No
 
|tbmt3=No
 
|tbmt3=No
 
|bpt=No
 
|bpt=No
 
|eist=Yes
 
|eist=Yes
−
|sst=Yes
+
|sst=No
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
−
|ivmd=Yes
 
−
|intelnodecontroller=Yes
 
−
|intelnode=Yes
 
−
|kpt=Yes
 
−
|ptt=Yes
 
−
|intelrunsure=Yes
 
−
|mbe=Yes
 
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 150: Line 198:
 
|ipt=No
 
|ipt=No
 
|tsx=Yes
 
|tsx=Yes
−
|txt=Yes
+
|txt=No
 
|ht=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vpro=Yes
Line 156: Line 204:
 
|vtd=Yes
 
|vtd=Yes
 
|ept=Yes
 
|ept=Yes
−
|mpx=No
+
|mpx=Yes
 
|sgx=No
 
|sgx=No
 
|securekey=No
 
|securekey=No
−
|osguard=No
+
|osguard=Yes
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 166: Line 214:
 
|amdvi=No
 
|amdvi=No
 
|amdv=No
 
|amdv=No
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
 
|rvi=No
 
|rvi=No
 
|smt=No
 
|smt=No
Line 174: Line 219:
 
|xfr=No
 
|xfr=No
 
}}
 
}}
−
 
−
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_platinum/8173m"
Facts about "Xeon Platinum 8173M - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Platinum 8173M - Intel#io +
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipsetLewisburg +
clock multiplier21 +
core count28 +
core family6 +
core nameSkylake SP +
designerIntel +
familyXeon Platinum +
full page nameintel/xeon platinum/8173m +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,792 KiB (1,835,008 B, 1.75 MiB) +
l1d$ description8-way set associative +
l1d$ size896 KiB (917,504 B, 0.875 MiB) +
l1i$ description8-way set associative +
l1i$ size896 KiB (917,504 B, 0.875 MiB) +
l2$ description16-way set associative +
l2$ size28 MiB (28,672 KiB, 29,360,128 B, 0.0273 GiB) +
l3$ description11-way set associative +
l3$ size38.5 MiB (39,424 KiB, 40,370,176 B, 0.0376 GiB) +
ldate3000 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max cpu count8 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
model number8173M +
nameXeon Platinum 8173M +
packageFCLGA-3647 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
series8000 +
smp max ways8 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count56 +
turbo frequency (1 core)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +