From WikiChip
Editing intel/xeon gold/6144

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 6144}}
 
{{intel title|Xeon Gold 6144}}
−
{{chip
+
{{mpu}}
−
|name=Xeon Gold 6144
 
−
|image=skylake sp (basic).png
 
−
|designer=Intel
 
−
|manufacturer=Intel
 
−
|model number=6144
 
−
|part number=CD8067303657302
 
−
|part number 2=CD8067303843000
 
−
|s-spec=SR3MB
 
−
|s-spec 2=SR3TR
 
−
|s-spec qs=QN7D
 
−
|market=Server
 
−
|first announced=July 11, 2017
 
−
|first launched=July 11, 2017
 
−
|release price=$2925.00
 
−
|family=Xeon Gold
 
−
|series=6100
 
−
|locked=Yes
 
−
|frequency=3,500 MHz
 
−
|turbo frequency1=4,200 MHz
 
−
|clock multiplier=35
 
−
|isa=x86-64
 
−
|isa family=x86
 
−
|microarch=Skylake (server)
 
−
|platform=Purley
 
−
|chipset=Lewisburg
 
−
|core name=Skylake SP
 
−
|core family=6
 
−
|core stepping=H0
 
−
|process=14 nm
 
−
|technology=CMOS
 
−
|word size=64 bit
 
−
|core count=8
 
−
|thread count=16
 
−
|max memory=768 GiB
 
−
|max cpus=4
 
−
|smp interconnect=UPI
 
−
|smp interconnect links=3
 
−
|smp interconnect rate=10.4 GT/s
 
−
|tdp=150 W
 
−
|tcase min=0 °C
 
−
|tcase max=75 °C
 
−
|dts min=0 °C
 
−
|dts max=102 °C
 
−
|package name 1=intel,fclga_3647
 
−
|successor=Xeon Gold 6244
 
−
|successor link=intel/xeon_gold/6244
 
−
}}
 
−
'''Xeon Gold 6144''' is a {{arch|64}} [[octa-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6144, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 3.5 GHz with a TDP of 150 W and a {{intel|turbo boost}} frequency of up to 4.2 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
 
−
 
 
−
== Cache ==
 
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
 
−
The Xeon Gold 6144 features a considerably larger non-default 24.75 MiB of [[L3]], a size that would normally be found on an 18-core part.
 
−
{{cache size
 
−
|l1 cache=512 KiB
 
−
|l1i cache=256 KiB
 
−
|l1i break=8x32 KiB
 
−
|l1i desc=8-way set associative
 
−
|l1d cache=256 KiB
 
−
|l1d break=8x32 KiB
 
−
|l1d desc=8-way set associative
 
−
|l1d policy=write-back
 
−
|l2 cache=8 MiB
 
−
|l2 break=8x1 MiB
 
−
|l2 desc=16-way set associative
 
−
|l2 policy=write-back
 
−
|l3 cache=24.75 MiB
 
−
|l3 break=18x1.375 MiB
 
−
|l3 desc=11-way set associative
 
−
|l3 policy=write-back
 
−
}}
 
−
 
 
−
== Memory controller ==
 
−
{{memory controller
 
−
|type=DDR4-2666
 
−
|ecc=Yes
 
−
|max mem=768 GiB
 
−
|controllers=2
 
−
|channels=6
 
−
|max bandwidth=119.21 GiB/s
 
−
|bandwidth schan=19.87 GiB/s
 
−
|bandwidth dchan=39.74 GiB/s
 
−
|bandwidth qchan=79.47 GiB/s
 
−
|bandwidth hchan=119.21 GiB/s
 
−
}}
 
−
 
 
−
== Expansions ==
 
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 48
 
−
| pcie config        = x16
 
−
| pcie config 2      = x8
 
−
| pcie config 3      = x4
 
−
}}
 
−
 
 
−
== Features ==
 
−
{{x86 features
 
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=Yes
 
−
|avx2=Yes
 
−
|avx512f=Yes
 
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=Yes
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|tbt1=No
 
−
|tbt2=Yes
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=Yes
 
−
|flex=No
 
−
|fastmem=No
 
−
|ivmd=Yes
 
−
|intelnodecontroller=Yes
 
−
|intelnode=Yes
 
−
|kpt=Yes
 
−
|ptt=Yes
 
−
|intelrunsure=Yes
 
−
|mbe=Yes
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=Yes
 
−
|txt=Yes
 
−
|ht=Yes
 
−
|vpro=Yes
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=No
 
−
|sgx=No
 
−
|securekey=No
 
−
|osguard=No
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
}}
 
−
 
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=3,500 MHz
 
−
|freq_1=4,200 MHz
 
−
|freq_2=4,200 MHz
 
−
|freq_3=4,100 MHz
 
−
|freq_4=4,100 MHz
 
−
|freq_5=4,100 MHz
 
−
|freq_6=4,100 MHz
 
−
|freq_7=4,100 MHz
 
−
|freq_8=4,100 MHz
 
−
|freq_avx2_base=2,800 MHz
 
−
|freq_avx2_1=3,600 MHz
 
−
|freq_avx2_2=3,600 MHz
 
−
|freq_avx2_3=3,500 MHz
 
−
|freq_avx2_4=3,500 MHz
 
−
|freq_avx2_5=3,500 MHz
 
−
|freq_avx2_6=3,500 MHz
 
−
|freq_avx2_7=3,500 MHz
 
−
|freq_avx2_8=3,500 MHz
 
−
|freq_avx512_base=2,200 MHz
 
−
|freq_avx512_1=3,500 MHz
 
−
|freq_avx512_2=3,500 MHz
 
−
|freq_avx512_3=3,300 MHz
 
−
|freq_avx512_4=3,300 MHz
 
−
|freq_avx512_5=2,800 MHz
 
−
|freq_avx512_6=2,800 MHz
 
−
|freq_avx512_7=2,800 MHz
 
−
|freq_avx512_8=2,800 MHz
 
−
}}
 
−
 
 
−
== Benchmarks ==
 
−
{{benchmarks main
 
−
|
 
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00107.html|test_timestamp=2017-10-09 05:36:02-0400|chip_count=4|core_count=32|copies_count=64|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECrate2017_fp_base=260|SPECrate2017_fp_peak=267}}
 
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00109.html|test_timestamp=2017-10-08 20:30:10-0400|chip_count=4|core_count=32|thread_count=32|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECspeed2017_fp_base=135|SPECspeed2017_fp_peak=137}}
 
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00111.html|test_timestamp=2017-10-08 15:52:41-0400|chip_count=4|core_count=32|thread_count=32|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECspeed2017_int_base=9.76|SPECspeed2017_int_peak=10}}
 
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00112.html|test_timestamp=2017-10-08 22:30:28-0400|chip_count=4|core_count=32|copies_count=64|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECrate2017_int_base=230|SPECrate2017_int_peak=245}}
 
−
}}
 
−
 
 
−
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_gold/6144"
Facts about "Xeon Gold 6144 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6144 - Intel +, Xeon Gold 6144 - Intel +, Xeon Gold 6144 - Intel +, Xeon Gold 6144 - Intel + and Xeon Gold 6144 - Intel#io +
base frequency3,500 MHz (3.5 GHz, 3,500,000 kHz) +
chipsetLewisburg +
clock multiplier35 +
core count8 +
core family6 +
core nameSkylake SP +
core steppingH0 +
designerIntel +
familyXeon Gold +
first announcedJuly 11, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/6144 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Transactional Synchronization Extensions +, Intel VT-d +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description11-way set associative +
l3$ size24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature348.15 K (75 °C, 167 °F, 626.67 °R) +
max cpu count4 +
max dts temperature102 °C +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number6144 +
nameXeon Gold 6144 +
packageFCLGA-3647 +
part numberCD8067303657302 + and CD8067303843000 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,925.00 (€ 2,632.50, £ 2,369.25, ¥ 302,240.25) +
s-specSR3MB + and SR3TR +
s-spec (qs)QN7D +
series6100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technologyCMOS +
thread count16 +
turbo frequency (1 core)4,200 MHz (4.2 GHz, 4,200,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +