From WikiChip
Editing intel/xeon gold/6142m

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 6142M}}
 
{{intel title|Xeon Gold 6142M}}
−
{{chip
+
{{mpu
−
|name=Xeon Gold 6142M
+
| future              = Yes
−
|image=skylake sp (basic).png
+
| name               = Xeon Gold 6142M
−
|designer=Intel
+
| no image           = Yes
−
|manufacturer=Intel
+
| image              =
−
|model number=6142M
+
| image size          =
−
|part number=CD8067303405700
+
| caption            =  
−
|s-spec=SR3B1
+
| designer           = Intel
−
|s-spec qs=QMRW
+
| manufacturer       = Intel
−
|market=Server
+
| model number       = 6142M
−
|first announced=April 25, 2017
+
| part number         = CD8067303405700
−
|first launched=July 11, 2017
+
| part number 1      =
−
|release price=$5949.00
+
| part number 2      =
−
|family=Xeon Gold
+
| s-spec             = SR3B1
−
|series=6100
+
| s-spec 2            =  
−
|locked=Yes
+
| market             = Server
−
|frequency=2,600 MHz
+
| first announced     = April 25, 2017
−
|turbo frequency1=3,700 MHz
+
| first launched     =
−
|turbo frequency=Yes
+
| last order          =
−
|clock multiplier=26
+
| last shipment      =  
−
|cpuid=0x50654
+
| release price       =  
−
|isa=x86-64
+
 
−
|isa family=x86
+
| family             = Xeon Gold
−
|microarch=Skylake (server)
+
| series             = 6100
−
|platform=Purley
+
| locked             = Yes
−
|chipset=Lewisburg
+
| frequency           = 2.6 GHz
−
|core name=Skylake SP
+
| turbo frequency    =  
−
|core family=6
+
| turbo frequency1    =  
−
|core stepping=H0
+
| turbo frequency2    =  
−
|process=14 nm
+
| turbo frequency3    =  
−
|technology=CMOS
+
| turbo frequency4    =  
−
|word size=64 bit
+
| turbo frequency5    =  
−
|core count=16
+
| turbo frequency6    =  
−
|thread count=32
+
| turbo frequency7    =  
−
|max memory=1,536 GiB
+
| turbo frequency8    =  
−
|max cpus=4
+
| bus type            = DMI 3.0
−
|smp interconnect=UPI
+
| bus speed          =  
−
|smp interconnect links=3
+
| bus rate            = 8 GT/s
−
|smp interconnect rate=10.4 GT/s
+
| bus links          = 4
−
|tdp=150 W
+
| clock multiplier    = 26
−
|tcase min=0 °C
+
| cpuid              =  
−
|tcase max=85 °C
+
| cpuid 2            =  
−
|dts min=0 °C
+
 
−
|dts max=99 °C
+
| isa family          = x86
−
|package name 1=intel,fclga_3647
+
| isa                = x86-64
−
}}
+
| microarch          = Skylake
−
'''Xeon Gold 6142M''' is a {{arch|64}} [[16-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6142M, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.6 GHz with a TDP of 150 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 1.5 TiB of hexa-channel DDR4-2666 ECC memory.
+
| platform            = Purley
 +
| chipset            = Lewisburg
 +
| core name          = Skylake SP
 +
| core family        =  
 +
| core model          =  
 +
| core stepping      = H0
 +
| process            = 14 nm
 +
| transistors        =  
 +
| technology          = CMOS
 +
| die area            = <!-- XX mm² -->
 +
| die width          =
 +
| die length          =
 +
| word size          = 64 bit
 +
| core count          =
 +
| thread count        =
 +
| max cpus            = 4
 +
| max memory         =
  
−
As indicated by the ''M'' suffix, this specific model supports double the memory capacity for up to 1.5 TiB per socket.
+
| electrical          =
 +
| power              =
 +
| average power      =
 +
| idle power          =
 +
| v core              =
 +
| v core tolerance    = <!-- OR ... -->
 +
| v core min          =
 +
| v core max          =
 +
| v io                =
 +
| v io tolerance      =
 +
| v io 2              = <!-- OR ... -->
 +
| v io 3              =
 +
| sdp                =
 +
| tdp                =
 +
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min            = <!-- use TJ/TC whenever possible instead -->
 +
| temp max            =
 +
| tjunc min          = <!-- .. °C -->
 +
| tjunc max          =
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min        =
 +
| tstorage max        =
 +
| tambient min        =
 +
| tambient max        =
  
−
== Cache ==
+
| package module 1   =  
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
| package module 2    =  
−
{{cache size
+
<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
−
|l1 cache=1 MiB
+
| packaging          = Yes
−
|l1i cache=512 KiB
+
| package 0          = FCLGA-3647
−
|l1i break=16x32 KiB
+
| package 0 type      = LGA
−
|l1i desc=8-way set associative
+
| package 0 pins      = 3647
−
|l1d cache=512 KiB
+
| package 0 pitch    =  
−
|l1d break=16x32 KiB
+
| package 0 width    =  
−
|l1d desc=8-way set associative
+
| package 0 length    =  
−
|l1d policy=write-back
+
| package 0 height    =  
−
|l2 cache=16 MiB
+
| socket 0            = LGA-3647
−
|l2 break=16x1 MiB
+
| socket 0 type      = LGA
−
|l2 desc=16-way set associative
 
−
|l2 policy=write-back
 
−
|l3 cache=22 MiB
 
−
|l3 break=16x1.375 MiB
 
−
|l3 desc=11-way set associative
 
−
|l3 policy=write-back
 
 
}}
 
}}
 +
'''Xeon Gold 6142M''' is a {{arch|64}} [[x86]] high-performance server [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 6142M operates at 2.6 GHz
  
−
== Memory controller ==
 
−
{{memory controller
 
−
|type=DDR4-2666
 
−
|ecc=Yes
 
−
|max mem=1,536 GiB
 
−
|controllers=2
 
−
|channels=6
 
−
|max bandwidth=119.21 GiB/s
 
−
|bandwidth schan=19.87 GiB/s
 
−
|bandwidth dchan=39.74 GiB/s
 
−
|bandwidth qchan=79.47 GiB/s
 
−
|bandwidth hchan=119.21 GiB/s
 
−
}}
 
  
−
== Expansions ==
+
{{unknown features}}
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 48
 
−
| pcie config        = x16
 
−
| pcie config 2      = x8
 
−
| pcie config 3      = x4
 
−
}}
 
  
 
== Features ==  
 
== Features ==  
Line 115: Line 134:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
−
|avx512f=Yes
+
|avx512=Yes
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 141: Line 149:
 
|f16c=Yes
 
|f16c=Yes
 
|tbt1=No
 
|tbt1=No
−
|tbt2=Yes
+
|tbt2=No
 
|tbmt3=No
 
|tbmt3=No
 
|bpt=No
 
|bpt=No
 
|eist=Yes
 
|eist=Yes
−
|sst=Yes
+
|sst=No
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
−
|ivmd=Yes
 
−
|intelnodecontroller=Yes
 
−
|intelnode=Yes
 
−
|kpt=Yes
 
−
|ptt=Yes
 
−
|intelrunsure=Yes
 
−
|mbe=Yes
 
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 162: Line 163:
 
|ipt=No
 
|ipt=No
 
|tsx=Yes
 
|tsx=Yes
−
|txt=Yes
+
|txt=No
 
|ht=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vpro=Yes
Line 168: Line 169:
 
|vtd=Yes
 
|vtd=Yes
 
|ept=Yes
 
|ept=Yes
−
|mpx=No
+
|mpx=Yes
 
|sgx=No
 
|sgx=No
 
|securekey=No
 
|securekey=No
−
|osguard=No
+
|osguard=Yes
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 178: Line 179:
 
|amdvi=No
 
|amdvi=No
 
|amdv=No
 
|amdv=No
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
 
|rvi=No
 
|rvi=No
 
|smt=No
 
|smt=No
Line 186: Line 184:
 
|xfr=No
 
|xfr=No
 
}}
 
}}
−
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=2,600 MHz
 
−
|freq_1=3,700 MHz
 
−
|freq_2=3,700 MHz
 
−
|freq_3=3,500 MHz
 
−
|freq_4=3,500 MHz
 
−
|freq_5=3,400 MHz
 
−
|freq_6=3,400 MHz
 
−
|freq_7=3,400 MHz
 
−
|freq_8=3,400 MHz
 
−
|freq_9=3,400 MHz
 
−
|freq_10=3,400 MHz
 
−
|freq_11=3,400 MHz
 
−
|freq_12=3,400 MHz
 
−
|freq_13=3,300 MHz
 
−
|freq_14=3,300 MHz
 
−
|freq_15=3,300 MHz
 
−
|freq_16=3,300 MHz
 
−
|freq_avx2_base=2,200 MHz
 
−
|freq_avx2_1=3,600 MHz
 
−
|freq_avx2_2=3,600 MHz
 
−
|freq_avx2_3=3,400 MHz
 
−
|freq_avx2_4=3,400 MHz
 
−
|freq_avx2_5=3,300 MHz
 
−
|freq_avx2_6=3,300 MHz
 
−
|freq_avx2_7=3,300 MHz
 
−
|freq_avx2_8=3,300 MHz
 
−
|freq_avx2_9=3,200 MHz
 
−
|freq_avx2_10=3,200 MHz
 
−
|freq_avx2_11=3,200 MHz
 
−
|freq_avx2_12=3,200 MHz
 
−
|freq_avx2_13=2,900 MHz
 
−
|freq_avx2_14=2,900 MHz
 
−
|freq_avx2_15=2,900 MHz
 
−
|freq_avx2_16=2,900 MHz
 
−
|freq_avx512_base=1,600 MHz
 
−
|freq_avx512_1=3,500 MHz
 
−
|freq_avx512_2=3,500 MHz
 
−
|freq_avx512_3=3,300 MHz
 
−
|freq_avx512_4=3,300 MHz
 
−
|freq_avx512_5=2,800 MHz
 
−
|freq_avx512_6=2,800 MHz
 
−
|freq_avx512_7=2,800 MHz
 
−
|freq_avx512_8=2,800 MHz
 
−
|freq_avx512_9=2,400 MHz
 
−
|freq_avx512_10=2,400 MHz
 
−
|freq_avx512_11=2,400 MHz
 
−
|freq_avx512_12=2,400 MHz
 
−
|freq_avx512_13=2,200 MHz
 
−
|freq_avx512_14=2,200 MHz
 
−
|freq_avx512_15=2,200 MHz
 
−
|freq_avx512_16=2,200 MHz
 
−
}}
 
−
 
−
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_gold/6142m"
Facts about "Xeon Gold 6142M - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6142M - Intel#io +
base frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +
chipsetLewisburg +
clock multiplier26 +
core count16 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Gold +
first announcedApril 25, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/6142m +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,024 KiB (1,048,576 B, 1 MiB) +
l1d$ description8-way set associative +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description16-way set associative +
l2$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
l3$ description11-way set associative +
l3$ size22 MiB (22,528 KiB, 23,068,672 B, 0.0215 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count4 +
max dts temperature99 °C +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number6142M +
nameXeon Gold 6142M +
packageFCLGA-3647 +
part numberCD8067303405700 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 5,949.00 (€ 5,354.10, £ 4,818.69, ¥ 614,710.17) +
s-specSR3B1 +
s-spec (qs)QMRW +
series6100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technologyCMOS +
thread count32 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +