From WikiChip
Editing intel/xeon gold/5122

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 5122}}
 
{{intel title|Xeon Gold 5122}}
−
{{chip
+
{{mpu
−
|name=Xeon Gold 5122
+
| future              = Yes
−
|image=skylake sp (basic).png
+
| name               = Xeon Gold 5122
−
|designer=Intel
+
| no image           = Yes
−
|manufacturer=Intel
+
| image              =
−
|model number=5122
+
| image size          =
−
|part number=BX806735122
+
| caption            =  
−
|part number 2=CD8067303330702
+
| designer           = Intel
−
|s-spec=SR3AT
+
| manufacturer       = Intel
−
|s-spec qs=QMRN
+
| model number       = 5122
−
|market=Server
+
| part number         = CD8067303330702
−
|first announced=April 25, 2017
+
| part number 1      =  
−
|first launched=July 11, 2017
+
| part number 2       =  
−
|release price=$1221.00
+
| s-spec             = SR3AT
−
|family=Xeon Gold
+
| s-spec 2            =  
−
|series=5100
+
| market             = Server
−
|locked=Yes
+
| first announced     = April 25, 2017
−
|frequency=3,600 MHz
+
| first launched     =
−
|turbo frequency1=3,700 MHz
+
| last order          =
−
|clock multiplier=36
+
| last shipment      =  
−
|cpuid=0x50654
+
| release price       =  
−
|isa=x86-64
+
 
−
|isa family=x86
+
| family             = Xeon Gold
−
|microarch=Skylake (server)
+
| series             = 5000
−
|platform=Purley
+
| locked             = Yes
−
|chipset=Lewisburg
+
| frequency           = 3.6 GHz
−
|core name=Skylake SP
+
| turbo frequency    =
−
|core family=6
+
| turbo frequency1   =  
−
|core stepping=H0
+
| turbo frequency2    =
−
|process=14 nm
+
| turbo frequency3    =
−
|technology=CMOS
+
| turbo frequency4    =
−
|word size=64 bit
+
| turbo frequency5    =
−
|core count=4
+
| turbo frequency6    =
−
|thread count=8
+
| turbo frequency7    =
−
|max memory=768 GiB
+
| turbo frequency8    =
−
|max cpus=4
+
| bus type            = DMI 3.0
−
|smp interconnect=UPI
+
| bus speed          =
−
|smp interconnect links=3
+
| bus rate            = 8 GT/s
−
|smp interconnect rate=10.4 GT/s
+
| bus links          = 4
−
|tdp=105 W
+
| clock multiplier   = 36
−
|tcase min=0 °C
+
| cpuid               =
−
|tcase max=71 °C
+
| cpuid 2            =  
−
|dts min=0 °C
+
 
−
|dts max=104 °C
+
| isa family          = x86
−
|package name 1=intel,fclga_3647
+
| isa                 = x86-64
−
|successor=Xeon Gold 5222
+
| microarch           = Skylake
−
|successor link=intel/xeon_gold/5222
+
| platform           = Purley
 +
| chipset             = Lewisburg
 +
| core name           = Skylake SP
 +
| core family         =
 +
| core model          =  
 +
| core stepping       = H0
 +
| process             = 14 nm
 +
| transistors        =
 +
| technology         = CMOS
 +
| die area            = <!-- XX mm² -->
 +
| die width          =
 +
| die length          =
 +
| word size           = 64 bit
 +
| core count         = 12
 +
| thread count       = 24
 +
| max cpus            = 2
 +
| max memory         =
 +
 
 +
| electrical          =  
 +
| power              =
 +
| average power      =
 +
| idle power          =
 +
| v core              =
 +
| v core tolerance    = <!-- OR ... -->
 +
| v core min          =
 +
| v core max         =
 +
| v io                =  
 +
| v io tolerance      =  
 +
| v io 2              = <!-- OR ... -->
 +
| v io 3             =
 +
| sdp                =
 +
| tdp                =
 +
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min            = <!-- use TJ/TC whenever possible instead -->
 +
| temp max            =
 +
| tjunc min          = <!-- .. °C -->
 +
| tjunc max          =  
 +
| tcase min           =  
 +
| tcase max           =
 +
| tstorage min        =
 +
| tstorage max        =  
 +
| tambient min       =  
 +
| tambient max       =  
 +
 
 +
| package module 1   =  
 +
| package module 2    =
 +
<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
 +
| packaging          = Yes
 +
| package 0          = FCLGA-3647
 +
| package 0 type      = LGA
 +
| package 0 pins      = 3647
 +
| package 0 pitch    =
 +
| package 0 width    =
 +
| package 0 length    =
 +
| package 0 height    =
 +
| socket 0            = LGA-3647
 +
| socket 0 type      = LGA
 
}}
 
}}
−
'''Xeon Gold 5122''' is a {{arch|64}} [[quad-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5122, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] unit as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 3.6 GHz with a TDP of 105 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
+
'''Xeon Gold 5122''' is a {{arch|64}} [[x86]] high-performance server [[dodeca-core]] [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 5122 operates at 3.6 GHz.
 +
 
 +
 
 +
{{unknown features}}
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
−
The Xeon Gold 5122 features a considerably larger non-default 16.5 MiB of [[L3]], a size that would normally be found on a 12-core part.
 
 
{{cache size
 
{{cache size
−
|l1 cache=256 KiB
+
|l1 cache=768 KiB
−
|l1i cache=128 KiB
+
|l1i cache=384 KiB
−
|l1i break=4x32 KiB
+
|l1i break=12x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
−
|l1d cache=128 KiB
+
|l1d cache=384 KiB
−
|l1d break=4x32 KiB
+
|l1d break=12x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d policy=write-back
 
|l1d policy=write-back
−
|l2 cache=4 MiB
+
|l2 cache=12 MiB
−
|l2 break=4x1 MiB
+
|l2 break=12x1 MiB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 policy=write-back
 
|l2 policy=write-back
Line 76: Line 138:
 
|type=DDR4-2666
 
|type=DDR4-2666
 
|ecc=Yes
 
|ecc=Yes
−
|max mem=768 GiB
+
|max mem=
−
|controllers=2
+
|controllers=1
 
|channels=6
 
|channels=6
 
|max bandwidth=119.21 GiB/s
 
|max bandwidth=119.21 GiB/s
−
|bandwidth schan=19.87 GiB/s
+
|bandwidth schan=19.89 GiB/s
−
|bandwidth dchan=39.74 GiB/s
+
|bandwidth dchan=39.72 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth hchan=119.21 GiB/s
 
|bandwidth hchan=119.21 GiB/s
−
}}
 
−
 
−
== Expansions ==
 
−
{{expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 48
 
−
| pcie config        = x16
 
−
| pcie config 2      = x8
 
−
| pcie config 3      = x4
 
 
}}
 
}}
  
Line 116: Line 169:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
−
|avx512f=Yes
+
|avx512=Yes
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx512vnni=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|avx512units=2
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 143: Line 183:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
−
|bfloat16=No
 
 
|tbt1=No
 
|tbt1=No
−
|tbt2=Yes
+
|tbt2=No
 
|tbmt3=No
 
|tbmt3=No
 
|bpt=No
 
|bpt=No
 
|eist=Yes
 
|eist=Yes
−
|sst=Yes
+
|sst=No
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
−
|ivmd=Yes
 
−
|intelnodecontroller=No
 
−
|intelnode=Yes
 
−
|kpt=Yes
 
−
|ptt=Yes
 
−
|intelrunsure=No
 
−
|mbe=Yes
 
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 166: Line 198:
 
|ipt=No
 
|ipt=No
 
|tsx=Yes
 
|tsx=Yes
−
|txt=Yes
+
|txt=No
 
|ht=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vpro=Yes
 
|vtx=Yes
 
|vtx=Yes
−
|vtd=No
+
|vtd=Yes
 
|ept=Yes
 
|ept=Yes
−
|mpx=No
+
|mpx=Yes
 
|sgx=No
 
|sgx=No
 
|securekey=No
 
|securekey=No
−
|osguard=No
+
|osguard=Yes
−
|intqat=No
 
−
|dlboost=No
 
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 184: Line 214:
 
|amdvi=No
 
|amdvi=No
 
|amdv=No
 
|amdv=No
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
 
|rvi=No
 
|rvi=No
 
|smt=No
 
|smt=No
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
 
}}
 
}}
−
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=3,600 MHz
 
−
|freq_1=3,700 MHz
 
−
|freq_2=3,700 MHz
 
−
|freq_3=3,700 MHz
 
−
|freq_4=3,700 MHz
 
−
|freq_avx2_base=3,300 MHz
 
−
|freq_avx2_1=3,600 MHz
 
−
|freq_avx2_2=3,600 MHz
 
−
|freq_avx2_3=3,600 MHz
 
−
|freq_avx2_4=3,600 MHz
 
−
|freq_avx512_base=2,700 MHz
 
−
|freq_avx512_1=3,500 MHz
 
−
|freq_avx512_2=3,500 MHz
 
−
|freq_avx512_3=3,300 MHz
 
−
|freq_avx512_4=3,300 MHz
 
−
}}
 
−
 
−
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_gold/5122"
Facts about "Xeon Gold 5122 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 5122 - Intel#io +
base frequency3,600 MHz (3.6 GHz, 3,600,000 kHz) +
chipsetLewisburg +
clock multiplier36 +
core count4 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Gold +
first announcedApril 25, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/5122 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Transactional Synchronization Extensions +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description11-way set associative +
l3$ size16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature344.15 K (71 °C, 159.8 °F, 619.47 °R) +
max cpu count4 +
max dts temperature104 °C +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number5122 +
nameXeon Gold 5122 +
number of avx-512 execution units2 +
packageFCLGA-3647 +
part numberCD8067303330702 + and BX806735122 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,221.00 (€ 1,098.90, £ 989.01, ¥ 126,165.93) +
s-specSR3AT +
s-spec (qs)QMRN +
series5100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp105 W (105,000 mW, 0.141 hp, 0.105 kW) +
technologyCMOS +
thread count8 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +