From WikiChip
Editing intel/xeon e5/e5-4655 v4

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon E5-4655 v4}}
 
{{intel title|Xeon E5-4655 v4}}
{{chip
+
{{mpu
|name=Xeon E5-4655 v4
+
| name               = Xeon E5-4655 v4
|no image=Yes
+
| no image           = Yes
|designer=Intel
+
| image              =
|manufacturer=Intel
+
| image size          =
|model number=E5-4655 v4
+
| caption            =
|part number=CM8066002065000
+
| designer           = Intel
|s-spec=SR2SH
+
| manufacturer       = Intel
|s-spec qs=QKSX
+
| model number       = E5-4655 v4
|market=Server
+
| part number         = CM8066002065000
|first announced=June 20, 2016
+
| part number 2      =
|first launched=June 20, 2016
+
| part number 3      =  
|release price=$4616
+
| part number 4      =  
|family=Xeon E5
+
| market             = Server
|series=E5-4000
+
| first announced     = June 20, 2016
|locked=Yes
+
| first launched     = June 20, 2016
|frequency=2,500 MHz
+
| last order          =
|turbo frequency1=3,200 MHz
+
| last shipment      =
|turbo frequency2=3,200 MHz
+
| release price       = $4616
|turbo frequency3=3,000 MHz
+
 
|turbo frequency4=2,900 MHz
+
| family             = Xeon E5
|turbo frequency5=2,800 MHz
+
| series             = E5-4000
|turbo frequency6=2,700 MHz
+
| locked             = Yes
|turbo frequency7=2,600 MHz
+
| frequency           = 2,500 MHz
|turbo frequency8=2,600 MHz
+
| turbo frequency    = Yes
|turbo frequency=Yes
+
| turbo frequency1    = 3,200 MHz
|bus type=QPI
+
| turbo frequency2    =  
|bus speed=4,800 MHz
+
| bus type           = QPI
|bus links=2
+
| bus speed           = 4,800 MHz
|bus rate=9.6 GT/s
+
| bus rate           = 9.6 GT/s
|clock multiplier=25
+
| bus links          = 2
|cpuid=406F1
+
| clock multiplier   = 25
|isa=x86-64
+
| s-spec              = SR2SH
|isa family=x86
+
| s-spec es          =
|microarch=Broadwell
+
| s-spec qs          = QKSX
|platform=Grantley EP 4S
+
| cpuid               = 406F1
|chipset=C610 Series
+
 
|core name=Broadwell EP
+
| isa family          = x86
|core family=6
+
| isa                 = x86-64
|core model=4F
+
| microarch           = Broadwell
|core stepping=M0
+
| platform           = Grantley EP 4S
|process=14 nm
+
| chipset             = C610 Series
|transistors=3,200,000,000
+
| core name           = Broadwell EP
|technology=CMOS
+
| core family         = 6
|word size=64 bit
+
| core model         = 4F
|core count=8
+
| core stepping       = M0
|thread count=16
+
| process             = 14 nm
|max memory=1,536 GiB
+
| transistors         = 3,200,000,000
|max cpus=4
+
| technology         = CMOS
|v core=1.82 V
+
| die size            = 246.24 mm²
|v io=1.2 V
+
| word size           = 64 bit
|v io tolerance=3%
+
| core count         = 8
|tdp=135 W
+
| thread count       = 16
|tcase min=0 °C
+
| max cpus            = 4
|tcase max=82 °C
+
| max memory         = 1,536 GiB
|tstorage min=-25 °C
+
 
|tstorage max=125 °C
+
 
|die size=246.24 mm²
+
| v core             = 1.82 V
|packaging=Yes
+
| v core tolerance    =
|package 0=FCLGA-2011-v3
+
| v io               = 1.2 V
|package 0 type=FCLGA
+
| v io tolerance     = 3%
|package 0 pins=2011
+
| sdp                =
|package 0 pitch=0.8814 mm
+
| tdp                 = 135 W
|package 0 width=52.5 mm
+
| ctdp down          =
|package 0 length=45.0 mm
+
| ctdp down frequency =
|package 0 height=5.316 mm
+
| ctdp up            =
|socket 0=LGA-2011-v3
+
| ctdp up frequency  =
|socket 0 type=LGA
+
| tjunc min          =
 +
| tjunc max          =
 +
| tcase min           = 0 °C
 +
| tcase max           = 82 °C
 +
| tstorage min       = -25 °C
 +
| tstorage max       = 125 °C
 +
 
 +
| packaging           = Yes
 +
| package 0           = FCLGA-2011-v3
 +
| package 0 type     = FCLGA
 +
| package 0 pins     = 2011
 +
| package 0 pitch     = 0.8814 mm
 +
| package 0 width     = 52.5 mm
 +
| package 0 length   = 45.0 mm
 +
| package 0 height   = 5.316 mm
 +
| socket 0           = LGA-2011-v3
 +
| socket 0 type       = LGA
 
}}
 
}}
 
The '''Xeon E5-4655 v4''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for frequency-optimized 4S environments. Operating at 2.5 GHz with a {{intel|turbo boost}} frequency of 3.2 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 
The '''Xeon E5-4655 v4''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for frequency-optimized 4S environments. Operating at 2.5 GHz with a {{intel|turbo boost}} frequency of 3.2 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
Line 109: Line 125:
  
 
== Expansions ==
 
== Expansions ==
{{expansions
+
{{mpu expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 118: Line 134:
  
 
== Features ==  
 
== Features ==  
{{x86 features
+
{{mpu features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-4655 v4 - Intel#io +
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
bus links2 +
bus rate9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) +
bus speed4,800 MHz (4.8 GHz, 4,800,000 kHz) +
bus typeQPI +
chipsetC610 Series +
clock multiplier25 +
core count8 +
core family6 +
core model4F +
core nameBroadwell EP +
core steppingM0 +
core voltage1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid406F1 +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon E5 +
first announcedJune 20, 2016 +
first launchedJune 20, 2016 +
full page nameintel/xeon e5/e5-4655 v4 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureTrusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
io voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance3% +
isax86-64 +
isa familyx86 +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description20-way set associative +
l3$ size30 MiB (30,720 KiB, 31,457,280 B, 0.0293 GiB) +
ldateJune 20, 2016 +
manufacturerIntel +
market segmentServer +
max case temperature355.15 K (82 °C, 179.6 °F, 639.27 °R) +
max cpu count4 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes40 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureBroadwell +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberE5-4655 v4 +
nameXeon E5-4655 v4 +
part numberCM8066002065000 +
platformGrantley EP 4S +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 4,616.00 (€ 4,154.40, £ 3,738.96, ¥ 476,971.28) +
s-specSR2SH +
s-spec (qs)QKSX +
seriesE5-4000 +
smp max ways4 +
tdp135 W (135,000 mW, 0.181 hp, 0.135 kW) +
technologyCMOS +
thread count16 +
transistor count3,200,000,000 +
turbo frequency (1 core)3,200 MHz (3.2 GHz, 3,200,000 kHz) +
turbo frequency (2 cores)3,200 MHz (3.2 GHz, 3,200,000 kHz) +
turbo frequency (3 cores)3,000 MHz (3 GHz, 3,000,000 kHz) +
turbo frequency (4 cores)2,900 MHz (2.9 GHz, 2,900,000 kHz) +
turbo frequency (5 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (6 cores)2,700 MHz (2.7 GHz, 2,700,000 kHz) +
turbo frequency (7 cores)2,600 MHz (2.6 GHz, 2,600,000 kHz) +
turbo frequency (8 cores)2,600 MHz (2.6 GHz, 2,600,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +