From WikiChip
Editing intel/xeon e5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 183: | Line 183: | ||
or on the talk page of this article. | or on the talk page of this article. | ||
--> | --> | ||
− | <table class="wikitable sortable | + | <table class="wikitable sortable" style="overflow-x: scroll; min-width: 1150px;"> |
<tr><th colspan="15" style="background:#D6D6FF;">Broadwell EP-based Xeon E5 Models</th></tr> | <tr><th colspan="15" style="background:#D6D6FF;">Broadwell EP-based Xeon E5 Models</th></tr> | ||
<tr><th colspan="15">Main processor</th></tr> | <tr><th colspan="15">Main processor</th></tr> |
Facts about "Xeon E5 - Intel"
designer | Intel + |
first announced | April 5, 2011 + |
first launched | April 5, 2011 + |
full page name | intel/xeon e5 + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Westmere +, Ivy Bridge +, Haswell + and Broadwell + |
name | Intel Xeon E5 + |
package | FCLGA-2011-v3 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-2011-v3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |