From WikiChip
Editing intel/xeon d/d-2146nt

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon D-2146NT}}
 
{{intel title|Xeon D-2146NT}}
−
{{chip
+
{{chip}}}
−
|name=Xeon D-2146NT
 
−
|image=skylake-de (front).png
 
−
|designer=Intel
 
−
|manufacturer=Intel
 
−
|model number=D-2146NT
 
−
|part number=FH8067303782601
 
−
|s-spec=SR3ZR
 
−
|market=Server
 
−
|market 2=Embedded
 
−
|first announced=February 7, 2018
 
−
|first launched=February 7, 2018
 
−
|release price=$641.00
 
−
|family=Xeon D
 
−
|series=D-2000
 
−
|locked=Yes
 
−
|frequency=2,300 MHz
 
−
|turbo frequency1=3,000 MHz
 
−
|bus type=DMI 3.0
 
−
|bus links=4
 
−
|bus rate=8 GT/s
 
−
|clock multiplier=23
 
−
|isa=x86-64
 
−
|isa family=x86
 
−
|microarch=Skylake (server)
 
−
|core name=Skylake DE
 
−
|core stepping=M1
 
−
|process=14 nm
 
−
|technology=CMOS
 
−
|mcp=Yes
 
−
|die count=2
 
−
|word size=64 bit
 
−
|core count=8
 
−
|thread count=16
 
−
|max cpus=1
 
−
|max memory=512 GiB
 
−
|tdp=80 W
 
−
|tcase min=0 °C
 
−
|tcase max=90 °C
 
−
|package module 1={{packages/intel/fcbga-2518}}
 
−
}}
 
−
'''Xeon D-2146NT''' is a {{arch|64}} [[8-core]] high-performance [[x86]] server microprocessor introduced by [[Intel]] in early 2018 for the dense server and [[edge computing]] market segment. Fabricated on Intel's [[14 nm process]] based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture, this model operates at 2.3 GHz with a {{intel|Turbo Boost}} of up to 3.0 GHz and a [[TDP]] of 80 W. The D-2146NT supports up to 512 GiB of quad-chanel DDR4-2133 ECC memory. This model is part of {{intel|Skylake DE|l=core}}'s [[part of::Integrated QuickAssist Technology SKUs]].
 
−
 
 
−
 
 
−
{{unknown features}}
 
−
 
 
−
 
 
−
== Cache ==
 
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
 
−
{{cache size
 
−
|l1 cache=512 KiB
 
−
|l1i cache=256 KiB
 
−
|l1i break=8x32 KiB
 
−
|l1i desc=8-way set associative
 
−
|l1d cache=256 KiB
 
−
|l1d break=8x32 KiB
 
−
|l1d desc=8-way set associative
 
−
|l1d policy=write-back
 
−
|l2 cache=8 MiB
 
−
|l2 break=8x1 MiB
 
−
|l2 desc=16-way set associative
 
−
|l2 policy=write-back
 
−
|l3 cache=11 MiB
 
−
|l3 break=8x1.375 MiB
 
−
|l3 desc=11-way set associative
 
−
|l3 policy=write-back
 
−
}}
 
−
 
 
−
== Memory controller ==
 
−
{{memory controller
 
−
|type=DDR4-2133
 
−
|ecc=Yes
 
−
|max mem=512 GiB
 
−
|controllers=2
 
−
|channels=4
 
−
|max bandwidth=79.47 GiB/s
 
−
|bandwidth schan=15.89 GiB/s
 
−
|bandwidth dchan=31.78 GiB/s
 
−
|bandwidth qchan=63.57 GiB/s
 
−
|pae=46 bit
 
−
}}
 
−
 
 
−
== Expansions ==
 
−
This chip incorporates 20 high-speed I/O (HSIO) lanes that may be configured as up to 20 [[PCIe]] lanes, up to 14 SATA 3.0 ports, or up to 4 USB 3.0 ports.
 
−
{{expansions main
 
−
|
 
−
{{expansions entry
 
−
|type=PCIe
 
−
|pcie revision=3.0
 
−
|pcie lanes=32
 
−
|pcie config=x16
 
−
|pcie config 2=x8
 
−
|pcie config 3=x4
 
−
}}
 
−
{{expansions entry
 
−
|type=HSIO
 
−
|hsio lanes=20
 
−
}}
 
−
}}
 
−
== Networking ==
 
−
{{network
 
−
|eth opts=Yes
 
−
|10ge=Yes
 
−
|10ge ports=4
 
−
}}
 
−
== Features ==
 
−
{{x86 features
 
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=Yes
 
−
|avx2=Yes
 
−
|avx512f=Yes
 
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|avx512units=1
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=Yes
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|tbt1=No
 
−
|tbt2=Yes
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=Yes
 
−
|flex=No
 
−
|fastmem=No
 
−
|ivmd=Yes
 
−
|intelnodecontroller=No
 
−
|intelnode=No
 
−
|kpt=No
 
−
|ptt=No
 
−
|intelrunsure=No
 
−
|mbe=No
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=Yes
 
−
|tsx=Yes
 
−
|txt=Yes
 
−
|ht=Yes
 
−
|vpro=Yes
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=Yes
 
−
|sgx=No
 
−
|securekey=Yes
 
−
|osguard=Yes
 
−
|intqat=Yes
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
}}
 
−
 
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=2,300 MHz
 
−
|freq_1=3,000 MHz
 
−
|freq_2=3,000 MHz
 
−
|freq_3=2,800 MHz
 
−
|freq_4=2,800 MHz
 
−
|freq_5=2,500 MHz
 
−
|freq_6=2,500 MHz
 
−
|freq_7=2,500 MHz
 
−
|freq_8=2,500 MHz
 
−
|freq_avx2_1=2,900 MHz
 
−
|freq_avx2_2=2,900 MHz
 
−
|freq_avx2_3=2,700 MHz
 
−
|freq_avx2_4=2,700 MHz
 
−
|freq_avx2_5=2,300 MHz
 
−
|freq_avx2_6=2,300 MHz
 
−
|freq_avx2_7=2,300 MHz
 
−
|freq_avx2_8=2,300 MHz
 
−
|freq_avx512_1=2,800 MHz
 
−
|freq_avx512_2=2,800 MHz
 
−
|freq_avx512_3=2,600 MHz
 
−
|freq_avx512_4=2,600 MHz
 
−
|freq_avx512_5=2,100 MHz
 
−
|freq_avx512_6=2,100 MHz
 
−
|freq_avx512_7=2,100 MHz
 
−
|freq_avx512_8=2,100 MHz
 
−
}}
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_d/d-2146nt"
Facts about "Xeon D-2146NT - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-2146NT - Intel#package + and Xeon D-2146NT - Intel#pcie +
base frequency2,300 MHz (2.3 GHz, 2,300,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
clock multiplier23 +
core count8 +
core nameSkylake DE +
core steppingM1 +
designerIntel +
die count2 +
familyXeon D +
first announcedFebruary 7, 2018 +
first launchedFebruary 7, 2018 +
full page nameintel/xeon d/d-2146nt +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard +, Identity Protection Technology +, Integrated QuickAssist Technology +, Extended Page Tables +, Memory Protection Extensions + and Advanced Vector Extensions 512 +
has integrated intel quickassist technologytrue +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description11-way set associative +
l3$ size11 MiB (11,264 KiB, 11,534,336 B, 0.0107 GiB) +
ldateFebruary 7, 2018 +
main imageFile:skylake-de (front).png +
manufacturerIntel +
market segmentServer + and Embedded +
max case temperature363.15 K (90 °C, 194 °F, 653.67 °R) +
max cpu count1 +
max hsio lanes20 +
max memory524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) +
max memory channels4 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberD-2146NT +
nameXeon D-2146NT +
number of avx-512 execution units1 +
packageFCBGA-2518 +
part numberFH8067303782601 +
part ofIntegrated QuickAssist Technology SKUs +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 641.00 (€ 576.90, £ 519.21, ¥ 66,234.53) +
s-specSR3ZR +
seriesD-2000 +
smp max ways1 +
supported memory typeDDR4-2133 +
tdp80 W (80,000 mW, 0.107 hp, 0.08 kW) +
technologyCMOS +
thread count16 +
turbo frequency (1 core)3,000 MHz (3 GHz, 3,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +