From WikiChip
Editing intel/xeon d/d-1571

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon D-1571}}
 
{{intel title|Xeon D-1571}}
−
{{chip
+
{{mpu
−
|name=Xeon D-1571
+
| name               = Intel Xeon D-1571
−
|image=broadwell de (front).png
+
| image               =
−
|back image=broadwell de (back).png
+
| image size          =  
−
|designer=Intel
+
| no image           = Yes
−
|manufacturer=Intel
+
| caption            =  
−
|model number=D-1571
+
| designer           = Intel
−
|part number=GG8067402570310
+
| manufacturer       = Intel
−
|s-spec=SR2M0
+
| model number       = D-1571
−
|market=Server
+
| part number         = GG8067402570310
−
|market 2=Embedded
+
| market             = Server
−
|first announced=February 24, 2016
+
| market 2           = Embedded
−
|first launched=February 24, 2016
+
| first announced     = February 24, 2016
−
|release price (tray)=$1,222.00
+
| first launched     = February 24, 2016
−
|family=Xeon D
+
| last order          =  
−
|series=D-1500
+
| last shipment      =
−
|locked=Yes
+
 
−
|frequency=1,300 MHz
+
| family             = Xeon D
−
|turbo frequency1=2,100 MHz
+
| series             = D-1500
−
|bus type=DMI 2.0
+
| locked             = Yes
−
|clock multiplier=13
+
| frequency           = 1300 MHz
−
|isa=x86-64
+
| turbo frequency    = Yes
−
|isa family=x86
+
| turbo frequency1   = 2100 MHz
−
|microarch=Broadwell
+
| turbo frequency2    =
−
|platform=Grangeville
+
| turbo frequency3    =
−
|core name=Broadwell DE
+
| turbo frequency4    =
−
|core family=6
+
| bus type           = DMI 2.0
−
|core model=6
+
| bus speed          =
−
|core stepping=Y0
+
| clock multiplier   = 13
−
|process=14 nm
+
| s-spec              = SR2M0
−
|transistors=4,700,000,000
+
| s-spec qs          =
−
|technology=CMOS
+
| s-spec es          =
−
|die area=306.18 mm²
+
| cpuid              =
−
|word size=64 bit
+
 
−
|core count=16
+
| isa family          = x86
−
|thread count=32
+
| isa                 = x86-64
−
|max cpus=1
+
| microarch           = Broadwell
−
|max memory=128 GiB
+
| platform           = Grangeville
−
|tdp=45 W
+
| core name           = Broadwell DE
−
|temp min=0 °C
+
| core stepping       = Y0
−
|temp max=108 °C
+
| process             = 14 nm
−
|package name 1=intel,fcbga_1667
+
| transistors         =  
 +
| technology         = CMOS
 +
| die size            =  
 +
| word size           = 64 bit
 +
| core count         = 16
 +
| thread count       = 32
 +
| max cpus           = 1
 +
| max memory         = 128 GiB
 +
 
 +
| electrical          = Yes
 +
| sdp                =
 +
| tdp                 = 45 W
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| temp max            = 108 °C
 +
| temp min           = 0 °C
 +
 
 +
| packaging          = Yes
 +
| package            = FCBGA1667
 +
| package type        = FCBGA
 +
| package pitch      = 0.7 mm
 +
| package size        = 37.5 mm x 37.5 mm x 3.557 mm
 +
| socket              = BGA1667
 +
| socket type        = BGA
 
}}
 
}}
−
'''Xeon D-1571''' is a {{arch|64}} [[hexadeca-core]] [[x86]] microserver SoC introduced by [[Intel]] in early [[2016]]. The D-1571 is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 1.3 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.1 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory.
+
The '''{{intel|Xeon D}}-1571''' is a {{arch|64}} hexadeca-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in February of 2016. The D-1571 operates at 1.3 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).
−
 
 
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/broadwell (server)#Memory_Hierarchy|l1=Broadwell § Cache}}
+
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}}
−
{{cache size
+
{{cache info
−
|l1 cache=1 MiB
 
 
|l1i cache=512 KiB
 
|l1i cache=512 KiB
 
|l1i break=16x32 KiB
 
|l1i break=16x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 +
|l1i extra=(per core)
 
|l1d cache=512 KiB
 
|l1d cache=512 KiB
 
|l1d break=16x32 KiB
 
|l1d break=16x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l1d policy=write-back
+
|l1d extra=(per core)
 
|l2 cache=4 MiB
 
|l2 cache=4 MiB
 
|l2 break=16x256 KiB
 
|l2 break=16x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
−
|l2 policy=write-back
+
|l2 extra=(per core)
 
|l3 cache=24 MiB
 
|l3 cache=24 MiB
 
|l3 break=16x1.5 MiB
 
|l3 break=16x1.5 MiB
−
|l3 desc=16-way set associative
+
|l3 extra=(per core)
−
|l3 policy=write-back
 
 
}}
 
}}
  
Line 71: Line 93:
  
 
== Memory controller ==
 
== Memory controller ==
−
{{memory controller
+
{{integrated memory controller
−
|type=DDR4-2400
+
| type               = DDR3L-1333
−
|ecc=Yes
+
| type 2            = DDR3L-1600
−
|max mem=128 GiB
+
| type 3            = DDR4-1600
−
|controllers=1
+
| type 4            = DDR4-1867
−
|channels=2
+
| type 5            = DDR4-2133
−
|max bandwidth=35.76 GiB/s
+
| controllers       = 1
−
|bandwidth schan=17.88 GiB/s
+
| channels           = 2
−
|bandwidth dchan=35.76 GiB/s
+
| ecc support        = Yes
 +
| max bandwidth     =  
 +
| bandwidth schan   =  
 +
| bandwidth dchan   =
 +
| max memory        = 128 GiB
 
}}
 
}}
  
 
== Expansions ==
 
== Expansions ==
−
{{expansions main
+
{{mpu expansions
−
|
+
| pcie revision      = 2.0
−
{{expansions entry
+
| pcie revision 2    = 3.0
−
|type=PCIe
+
| pcie lanes         = 8
−
|pcie revision=3.0
+
| pcie lanes 2       = 32
−
|pcie lanes=24
+
| pcie config       = x4
−
|pcie config=x16
+
| pcie config 1      = x8
−
|pcie config 2=x8
+
| pcie config 2     = x16
−
|pcie config 3=x4
+
| usb revision       = 2.0
−
}}
+
| usb revision 2    = 3.0
−
{{expansions entry
+
| usb ports         = 8
−
|type=PCIe
+
| sata ports        = 6
−
|pcie revision=2.0
+
| integrated lan    = Yes
−
|pcie lanes=8
+
| uart              = Yes
−
|pcie config=x8
 
−
|pcie config 2=x4
 
−
}}
 
−
{{expansions entry
 
−
|type=USB
 
−
|usb revision=3.0
 
−
|usb ports=4
 
−
}}
 
−
{{expansions entry
 
−
|type=USB
 
−
|usb revision=2.0
 
−
|usb ports=4
 
−
}}
 
−
{{expansions entry
 
−
|type=SATA
 
−
|sata revision=3
 
−
|sata ports=6
 
−
}}
 
 
}}
 
}}
  
 
== Networking ==
 
== Networking ==
−
{{network
+
{{soc networking
−
|eth opts=Yes
+
| SFI interface    = Yes
−
|10ge=Yes
+
| KR interface      = Yes
−
|10ge ports=2
+
| KR4 interface    = No
 +
| KX interface      = Yes
 +
| KX4 interface    = No
 +
| 10Base-T          = No
 +
| 100Base-T        = No
 +
| 1000Base-T        = Yes
 +
| 10GBase-T        = Yes
 
}}
 
}}
  
 
== Features ==
 
== Features ==
−
{{x86 features
+
{{mpu features
−
|real=Yes
+
| em64t      = Yes
−
|protected=Yes
+
| nx          = Yes
−
|smm=Yes
+
| txt        = Yes
−
|fpu=Yes
+
| tsx        = Yes
−
|x8616=Yes
+
| ht          = Yes
−
|x8632=Yes
+
| tbt2        = Yes
−
|x8664=Yes
+
| bpt        =  
−
|nx=Yes
+
| vt-x        = Yes
−
|mmx=Yes
+
| vt-d        = Yes
−
|emmx=Yes
+
| mmx        = Yes
−
|sse=Yes
+
| sse         = Yes
−
|sse2=Yes
+
| sse2       = Yes
−
|sse3=Yes
+
| sse3       = Yes
−
|ssse3=Yes
+
| ssse3       = Yes
−
|sse41=Yes
+
| sse4        = Yes
−
|sse42=Yes
+
| sse4.1      = Yes
−
|sse4a=No
+
| sse4.2      = Yes
−
|avx=Yes
+
| aes        = Yes
−
|avx2=Yes
+
| avx        = Yes
−
|avx512f=No
+
| avx2        = Yes
−
|avx512cd=No
+
| bmi        = Yes
−
|avx512er=No
+
| bmi1       = Yes
−
|avx512pf=No
+
| bmi2       = Yes
−
|avx512bw=No
+
| f16c       = Yes
−
|avx512dq=No
+
| fma3        = Yes
−
|avx512vl=No
+
| sgx        =  
−
|avx512ifma=No
+
| eist       = Yes
−
|avx512vbmi=No
+
| secure key = Yes
−
|avx5124fmaps=No
+
| os guard   = Yes
−
|avx512vnni=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=Yes
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|bfloat16=No
 
−
|tbt1=No
 
−
|tbt2=Yes
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=No
 
−
|flex=No
 
−
|fastmem=No
 
−
|ivmd=No
 
−
|intelnodecontroller=No
 
−
|intelnode=No
 
−
|kpt=No
 
−
|ptt=No
 
−
|intelrunsure=No
 
−
|mbe=No
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=Yes
 
−
|txt=Yes
 
−
|ht=Yes
 
−
|vpro=No
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=No
 
−
|sgx=No
 
−
|securekey=Yes
 
−
|osguard=Yes
 
−
|intqat=No
 
−
|dlboost=No
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
−
|em64t=Yes
 
−
|vt-x=Yes
 
−
|vt-d=Yes
 
−
|sse4=Yes
 
−
|sse4_1=Yes
 
−
|sse4_2=Yes
 
−
|bmi=Yes
 
−
|secure key=Yes
 
−
|os guard=Yes
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_d/d-1571"
Facts about "Xeon D-1571 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-1571 - Intel#pcie +
back imageFile:broadwell de (back).png +
base frequency1,300 MHz (1.3 GHz, 1,300,000 kHz) +
bus typeDMI 2.0 +
clock multiplier13 +
core count16 +
core family6 +
core model6 +
core nameBroadwell DE +
core steppingY0 +
designerIntel +
die area306.18 mm² (0.475 in², 3.062 cm², 306,180,000 µm²) +
familyXeon D +
first announcedFebruary 24, 2016 +
first launchedFebruary 24, 2016 +
full page nameintel/xeon d/d-1571 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureTrusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,024 KiB (1,048,576 B, 1 MiB) +
l1d$ description8-way set associative +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description8-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description16-way set associative +
l3$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
ldateFebruary 24, 2016 +
main imageFile:broadwell de (front).png +
manufacturerIntel +
market segmentServer + and Embedded +
max cpu count1 +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
max operating temperature108 °C +
max sata ports6 +
max usb ports4 +
microarchitectureBroadwell +
min operating temperature0 °C +
model numberD-1571 +
nameXeon D-1571 +
packageFCBGA-1667 +
part numberGG8067402570310 +
platformGrangeville +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,222.00 (€ 1,099.80, £ 989.82, ¥ 126,269.26) +
release price (tray)$ 1,222.00 (€ 1,099.80, £ 989.82, ¥ 126,269.26) +
s-specSR2M0 +
seriesD-1500 +
smp max ways1 +
supported memory typeDDR4-2400 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technologyCMOS +
thread count32 +
transistor count4,700,000,000 +
turbo frequency (1 core)2,100 MHz (2.1 GHz, 2,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +