From WikiChip
Editing intel/xeon d/d-1557
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon D-1557}} | {{intel title|Xeon D-1557}} | ||
− | {{ | + | {{mpu |
− | |name=Xeon D-1557 | + | | name = Intel Xeon D-1557 |
− | |image= | + | | image = |
− | | | + | | image size = |
− | |designer=Intel | + | | no image = Yes |
− | |manufacturer=Intel | + | | caption = |
− | |model number=D-1557 | + | | designer = Intel |
− | |part number=GG8067402570702 | + | | manufacturer = Intel |
− | + | | model number = D-1557 | |
− | |market=Server | + | | part number = GG8067402570702 |
− | |market 2=Embedded | + | | market = Server |
− | |first announced=February 24, 2016 | + | | market 2 = Embedded |
− | |first launched=February 24, 2016 | + | | first announced = February 24, 2016 |
− | | | + | | first launched = February 24, 2016 |
− | |family=Xeon D | + | | last order = |
− | |series=D-1500 | + | | last shipment = |
− | |locked=Yes | + | |
− | |frequency= | + | | family = Xeon D |
− | |turbo frequency1= | + | | series = D-1500 |
− | |bus type=DMI 2.0 | + | | locked = Yes |
− | |clock multiplier=15 | + | | frequency = 1500 MHz |
− | |isa=x86 | + | | turbo frequency = Yes |
− | |isa | + | | turbo frequency1 = 2100 MHz |
− | |microarch=Broadwell | + | | turbo frequency2 = |
− | |platform=Grangeville | + | | turbo frequency3 = |
− | |core name=Broadwell DE | + | | turbo frequency4 = |
− | |core family= | + | | bus type = DMI 2.0 |
− | |core model= | + | | bus speed = |
− | |core stepping=Y0 | + | | clock multiplier = 15 |
− | |process=14 nm | + | | s-spec = SR2M4 |
− | |transistors= | + | | s-spec qs = |
− | |technology=CMOS | + | | s-spec es = |
− | |die | + | | cpuid = |
− | |word size=64 bit | + | |
− | |core count=12 | + | | isa family = x86 |
− | |thread count=24 | + | | isa = x86-64 |
− | |max cpus=1 | + | | microarch = Broadwell |
− | |max memory=128 | + | | platform = Grangeville |
− | |tdp=45 W | + | | core name = Broadwell DE |
− | |temp min=0 °C | + | | core family = |
− | | | + | | core model = |
− | |package | + | | core stepping = Y0 |
+ | | process = 14 nm | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die size = | ||
+ | | word size = 64 bit | ||
+ | | core count = 12 | ||
+ | | thread count = 24 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 128 GB | ||
+ | |||
+ | | electrical = Yes | ||
+ | | sdp = | ||
+ | | tdp = 45 W | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | temp max = 108 °C | ||
+ | | temp min = 0 °C | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package = FCBGA1667 | ||
+ | | package type = FCBGA | ||
+ | | package pitch = 0.7 mm | ||
+ | | package size = 37.5 mm x 37.5 mm x 3.557 mm | ||
+ | | socket = BGA1667 | ||
+ | | socket type = BGA | ||
}} | }} | ||
− | '''Xeon D-1557''' is a {{arch|64}} | + | The '''{{intel|Xeon D}}-1557''' is a {{arch|64}} dodeca-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in February of 2016. The D-1557 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4). |
− | |||
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/broadwell | + | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}} |
− | {{cache | + | {{cache info |
− | |||
|l1i cache=384 KiB | |l1i cache=384 KiB | ||
|l1i break=12x32 KiB | |l1i break=12x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core) | ||
|l1d cache=384 KiB | |l1d cache=384 KiB | ||
|l1d break=12x32 KiB | |l1d break=12x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |l1d | + | |l1d extra=(per core) |
|l2 cache=3 MiB | |l2 cache=3 MiB | ||
|l2 break=12x256 KiB | |l2 break=12x256 KiB | ||
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
− | |l2 | + | |l2 extra=(per core) |
|l3 cache=18 MiB | |l3 cache=18 MiB | ||
|l3 break=12x1.5 MiB | |l3 break=12x1.5 MiB | ||
− | |l3 | + | |l3 extra=(per core) |
− | |||
}} | }} | ||
Line 71: | Line 95: | ||
== Memory controller == | == Memory controller == | ||
− | {{memory controller | + | {{integrated memory controller |
− | |type=DDR4- | + | | type = DDR3L-1333 |
− | | | + | | type 2 = DDR3L-1600 |
− | | | + | | type 3 = DDR4-1600 |
− | |controllers=1 | + | | type 4 = DDR4-1867 |
− | |channels=2 | + | | type 5 = DDR4-2133 |
− | |max bandwidth= | + | | controllers = 1 |
− | |bandwidth schan= | + | | channels = 2 |
− | |bandwidth dchan= | + | | ecc support = Yes |
+ | | max bandwidth = | ||
+ | | bandwidth schan = | ||
+ | | bandwidth dchan = | ||
+ | | max memory = 128 GB | ||
}} | }} | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
− | | | + | | pcie revision = 2.0 |
− | + | | pcie revision 2 = 3.0 | |
− | + | | pcie lanes = 8 | |
− | |pcie revision=3.0 | + | | pcie lanes 2 = 32 |
− | |pcie lanes= | + | | pcie config = x4 |
− | |pcie | + | | pcie config 1 = x8 |
− | + | | pcie config 2 = x16 | |
− | |pcie config | + | | usb revision = 2.0 |
− | + | | usb revision 2 = 3.0 | |
− | + | | usb ports = 8 | |
− | + | | sata ports = 6 | |
− | + | | integrated lan = Yes | |
− | + | | uart = Yes | |
− | |pcie config=x8 | ||
− | |pcie config 2= | ||
− | |||
− | |||
− | |||
− | |usb revision= | ||
− | |||
− | |||
− | |||
− | |||
− | |usb revision= | ||
− | |usb ports= | ||
− | |||
− | |||
− | | | ||
− | | | ||
− | | | ||
− | |||
}} | }} | ||
== Networking == | == Networking == | ||
− | {{ | + | {{soc networking |
− | | | + | | SFI interface = Yes |
− | | | + | | KR interface = Yes |
− | | | + | | KR4 interface = No |
+ | | KX interface = Yes | ||
+ | | KX4 interface = No | ||
+ | | 10Base-T = No | ||
+ | | 100Base-T = No | ||
+ | | 1000Base-T = Yes | ||
+ | | 10GBase-T = Yes | ||
}} | }} | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
− | | | + | | em64t = Yes |
− | | | + | | nx = Yes |
− | | | + | | txt = Yes |
− | | | + | | tsx = Yes |
− | | | + | | ht = Yes |
− | | | + | | tbt2 = Yes |
− | | | + | | bpt = |
− | | | + | | vt-x = Yes |
− | | | + | | vt-d = Yes |
− | | | + | | mmx = Yes |
− | |sse=Yes | + | | sse = Yes |
− | |sse2=Yes | + | | sse2 = Yes |
− | |sse3=Yes | + | | sse3 = Yes |
− | |ssse3=Yes | + | | ssse3 = Yes |
− | | | + | | sse4 = Yes |
− | | | + | | sse4.1 = Yes |
− | | | + | | sse4.2 = Yes |
− | | | + | | aes = Yes |
− | | | + | | avx = Yes |
− | | | + | | avx2 = Yes |
− | | | + | | bmi = Yes |
− | + | | bmi1 = Yes | |
− | + | | bmi2 = Yes | |
− | + | | f16c = Yes | |
− | + | | fma3 = Yes | |
− | + | | sgx = | |
− | + | | eist = Yes | |
− | + | | secure key = Yes | |
− | + | | os guard = Yes | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |bmi1=Yes | ||
− | |bmi2 | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |f16c=Yes | ||
− | | | ||
− | |||
− | |||
− | | | ||
− | |||
− | |eist | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |secure key=Yes | ||
− | |os guard=Yes | ||
}} | }} |
Facts about "Xeon D-1557 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon D-1557 - Intel#pcie + |
back image | + |
base frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
bus type | DMI 2.0 + |
clock multiplier | 15 + |
core count | 12 + |
core family | 6 + |
core model | 6 + |
core name | Broadwell DE + |
core stepping | Y0 + |
designer | Intel + |
die area | 306.18 mm² (0.475 in², 3.062 cm², 306,180,000 µm²) + |
family | Xeon D + |
first announced | February 24, 2016 + |
first launched | February 24, 2016 + |
full page name | intel/xeon d/d-1557 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Trusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) + |
ldate | February 24, 2016 + |
main image | + |
manufacturer | Intel + |
market segment | Server + and Embedded + |
max cpu count | 1 + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 31.78 GiB/s (32,542.72 MiB/s, 34.124 GB/s, 34,123.515 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max operating temperature | 108 °C + |
max sata ports | 6 + |
max usb ports | 4 + |
microarchitecture | Broadwell + |
min operating temperature | 0 °C + |
model number | D-1557 + |
name | Xeon D-1557 + |
package | FCBGA-1667 + |
part number | GG8067402570702 + |
platform | Grangeville + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + |
release price (tray) | $ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + |
s-spec | SR2M4 + |
series | D-1500 + |
smp max ways | 1 + |
supported memory type | DDR4-2133 + |
tdp | 45 W (45,000 mW, 0.0603 hp, 0.045 kW) + |
technology | CMOS + |
thread count | 24 + |
transistor count | 4,700,000,000 + |
turbo frequency (1 core) | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |