From WikiChip
Editing intel/pentium (2009)/j4205

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Pentium J4205}}
 
{{intel title|Pentium J4205}}
{{chip
+
{{mpu
 
| name                = Pentium J4205
 
| name                = Pentium J4205
 
| no image            = Yes
 
| no image            = Yes
Line 6: Line 6:
 
| manufacturer        = Intel
 
| manufacturer        = Intel
 
| model number        = J4205
 
| model number        = J4205
| part number        = FH8066802986200
+
| part number        =  
 +
| part number 1      =
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
| part number 4      =
 
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = August 30, 2016
 
| first announced    = August 30, 2016
Line 15: Line 15:
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
| release price      = $161.00
 
  
 
| family              = Pentium
 
| family              = Pentium
Line 27: Line 26:
 
| bus rate            =  
 
| bus rate            =  
 
| clock multiplier    = 15
 
| clock multiplier    = 15
| s-spec              = SR2ZA
+
| s-spec              =  
 
| s-spec 2            =  
 
| s-spec 2            =  
 
| s-spec es          =  
 
| s-spec es          =  
Line 36: Line 35:
 
| platform            =  
 
| platform            =  
 
| core name          = Apollo Lake
 
| core name          = Apollo Lake
| core stepping      = B1
+
| core stepping      =  
 
| process            = 14 nm
 
| process            = 14 nm
 
| transistors        =  
 
| transistors        =  
Line 45: Line 44:
 
| thread count        = 4
 
| thread count        = 4
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 8 GiB
+
| max memory          = 8 GB
 
 
  
 +
| electrical          = Yes
 
| power              =  
 
| power              =  
 
| v core              =  
 
| v core              =  
Line 59: Line 58:
 
| ctdp up            =  
 
| ctdp up            =  
 
| ctdp up frequency  =  
 
| ctdp up frequency  =  
 +
| temp min            =
 +
| temp max            =
 
| tjunc min          = 0 °C
 
| tjunc min          = 0 °C
 
| tjunc max          = 105 °C
 
| tjunc max          = 105 °C
 
| tcase min          =  
 
| tcase min          =  
 
| tcase max          =  
 
| tcase max          =  
| tstorage min        = -25 °C
+
| tstorage min        =  
| tstorage max        = 125 °C
+
| tstorage max        =  
  
 
| packaging          = Yes
 
| packaging          = Yes
Line 82: Line 83:
 
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}}
 
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}}
 
{{cache info
 
{{cache info
|l1i cache=128 KiB
+
|l1i cache=128 KB
|l1i break=4x32 KiB
+
|l1i break=4x32 KB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core)
 
|l1i extra=(per core)
|l1d cache=96 KiB
+
|l1d cache=96 KB
|l1d break=4x24 KiB
+
|l1d break=4x24 KB
 
|l1d desc=6-way set associative
 
|l1d desc=6-way set associative
 
|l1d extra=(per core)
 
|l1d extra=(per core)
|l2 cache=2 MiB
+
|l2 cache=2 MB
|l2 break=2x1 MiB
+
|l2 break=2x1 MB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 extra=(per 2 cores)
 
|l2 extra=(per 2 cores)
|l3 cache=0 KiB
+
|l3 cache=0 KB
 
|l3 desc=No L3$
 
|l3 desc=No L3$
 
}}
 
}}
Line 115: Line 116:
 
| bandwidth dchan    = 38,400 MB/s
 
| bandwidth dchan    = 38,400 MB/s
 
| max memory        = 8,192 MB
 
| max memory        = 8,192 MB
}}
 
 
== Graphics ==
 
{{integrated graphic
 
| gpu                = HD Graphics 505
 
| device id          = 0x5A84
 
| execution units    = 18
 
| displays            = 3
 
| frequency          = 250 MHz
 
| max frequency      = 800 MHz
 
| max memory          = 8 GiB
 
 
| output crt          =
 
| output sdvo        =
 
| output dsi          = Yes
 
| output edp          = Yes
 
| output dp          = Yes
 
| output hdmi        = Yes
 
| output vga          =
 
| output dvi          =
 
 
| directx ver        = 12
 
| opengl ver          = 4.3
 
| opencl ver          = 1.2
 
| opengl es ver      = 3.0
 
| hdmi ver            = 1.4b
 
| dvi ver            =
 
| dsi ver            =
 
| vulkan ver          =
 
| dp ver              = 1.2
 
| edp ver            = 1.3
 
 
| max res hdmi        = 3840x2160
 
| max res hdmi freq  = 30 Hz
 
| max res dvi        =
 
| max res dvi freq    =
 
| max res dsi        = 2560x1600
 
| max res dsi freq    = 60 Hz
 
| max res dp          = 4096x2160
 
| max res dp freq    = 60 Hz
 
| max res edp        = 3840x2160
 
| max res edp freq    = 60 Hz
 
| max res vga        =
 
| max res vga freq    =
 
 
| intel quick sync  = Yes
 
| intel intru 3d    =
 
| intel insider      =
 
| intel widi        =
 
| intel fdi          =
 
| intel clear video  = Yes
 
}}
 
 
* Video decode hardware acceleration including support for HEVC (H.265), H.264, MVC, VP8, VP9, MPEG2, VC-1, WMV9, JPEG/MJPEG.
 
* Video encode hardware acceleration including support for HEVC (H.265), H.264, MVC, VP8, VP9, JPEG/MJPEG.
 
 
== Expansions ==
 
{{expansions
 
| pcie revision      = 2.0
 
| pcie lanes        = 6
 
| pcie config        = 4x1
 
| pcie config 1      = 1x4 + 1x2
 
| pcie config 2      = 2x1 + 1x2 + 1x2
 
| usb revision      = 2.0
 
| usb revision 2    = 3.0
 
| usb ports          = 8
 
| sata revision      = 3.0
 
| sata ports        = 3
 
| integrated lan    =
 
| uart              = Yes
 
| gp io              = Yes
 
}}
 
 
* 2x USB 2.0 ports
 
* 6x USB 3.0 ports
 
** 1x USB Dual Role
 
** 1x Dedicated Port
 
** 3x multiplexed with PCIe 2.0
 
** 1x multiplexed with SATA 3.0
 
 
== Features ==
 
{{x86 features
 
| em64t      = Yes
 
| nx          = Yes
 
| txt        = Yes
 
| tsx        =
 
| vpro        =
 
| ht          =
 
| tbt1        =
 
| tbt2        =
 
| bpt        = Yes
 
| vt-x        = Yes
 
| vt-d        = Yes
 
| ept        = Yes
 
| mmx        = Yes
 
| sse        = Yes
 
| sse2        = Yes
 
| sse3        = Yes
 
| ssse3      = Yes
 
| sse4.1      = Yes
 
| sse4.2      = Yes
 
| aes        = Yes
 
| pclmul      = Yes
 
| avx        =
 
| avx2        =
 
| bmi        =
 
| bmi1        =
 
| bmi2        =
 
| f16c        =
 
| fma3        =
 
| mpx        =
 
| sgx        =
 
| eist        = Yes
 
| secure key  = Yes
 
| os guard    =
 
| intel at    =
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Pentium J4205 - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Pentium J4205 - Intel#io +
base frequency1,500 MHz (1.5 GHz, 1,500,000 kHz) +
clock multiplier15 +
core count4 +
core nameApollo Lake +
core steppingB1 +
designerIntel +
device id0x5A84 +
familyPentium +
first announcedAugust 30, 2016 +
first launchedAugust 30, 2016 +
full page nameintel/pentium (2009)/j4205 +
has extended page tables supporttrue +
has featureintegrated gpu +, Trusted Execution Technology +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel burst performance technologytrue +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics 505 +
integrated gpu base frequency250 MHz (0.25 GHz, 250,000 KHz) +
integrated gpu max frequency800 MHz (0.8 GHz, 800,000 KHz) +
integrated gpu max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) +
l1d$ description6-way set associative +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldateAugust 30, 2016 +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max pcie lanes6 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureGoldmont +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberJ4205 +
namePentium J4205 +
part numberFH8066802986200 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 161.00 (€ 144.90, £ 130.41, ¥ 16,636.13) +
s-specSR2ZA +
seriesJ Series +
smp max ways1 +
tdp10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count4 +
turbo frequency (1 core)2,600 MHz (2.6 GHz, 2,600,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +