From WikiChip
Editing intel/mobile pentium ii/300
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 73: | Line 73: | ||
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/p6#Memory_Hierarchy|l1=P6 | + | {{main|intel/microarchitectures/p6#Memory_Hierarchy|l1=P6's Cache}} |
{{cache info | {{cache info | ||
− | |l1i cache=16 | + | |l1i cache=16 KB |
− | |l1i break=1x16 | + | |l1i break=1x16 KB |
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=16 | + | |l1d cache=16 KB |
− | |l1d break=1x16 | + | |l1d break=1x16 KB |
|l1d desc=4-way set associative | |l1d desc=4-way set associative | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=512 | + | |l2 cache=512 KB |
− | |l2 break=1x512 | + | |l2 break=1x512 KB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(separate die, same package) | |l2 extra=(separate die, same package) |
Facts about "Mobile Pentium II 300 - Intel"
base frequency | 300 MHz (0.3 GHz, 300,000 kHz) + |
bus speed | 66 MHz (0.066 GHz, 66,000 kHz) + |
bus type | FSB + |
clock multiplier | 4.5 + |
core count | 1 + |
core family | 6 + |
core model | 5 + |
core name | Tonga + |
core stepping | mdA0 + and mdB0 + |
core voltage | 1.6 V (16 dV, 160 cV, 1,600 mV) + |
core voltage tolerance | 0.12 V + |
cpuid | 0652h + |
designer | Intel + |
die area | 131 mm² (0.203 in², 1.31 cm², 131,000,000 µm²) + |
family | Mobile Pentium II + |
first announced | 1998 + |
first launched | September 9, 1998 + |
full page name | intel/mobile pentium ii/300 + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1d$ description | 4-way set associative + |
l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
ldate | September 9, 1998 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max operating temperature | 85 °C + |
microarchitecture | P6 + |
min operating temperature | -40 °C + |
model number | 300 + |
name | Mobile Pentium II 300 + |
part number | 80523TX300512 +, PME30005002AA +, PME30005001AA + and PMD30005002AA + |
process | 250 nm (0.25 μm, 2.5e-4 mm) + |
s-spec | SL2RS + and SL2Y7 + |
smp max ways | 1 + |
tdp | 11.1 W (11,100 mW, 0.0149 hp, 0.0111 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 7,500,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |