From WikiChip
Difference between revisions of "intel/mobile pentium ii/266pe"
< intel‎ | mobile pentium ii

Line 80: Line 80:
 
| socket 3            = 280-pin connector
 
| socket 3            = 280-pin connector
 
| socket 4            = 280-pin connector
 
| socket 4            = 280-pin connector
}}Micro-PGA
+
}}
 
The '''Mobile Pentium II 266PE''' was a {{arch|32}} [[x86]] microprocessor, part of the second batch ("Performance Enhanced") of the {{intel|Mobile Pentium II}} family. This MPU operated at 266 MHz and had a TDP of 10.3 Watts. This chip was manufactured in [[250 nm process]] and includes a smaller 256 KB of [[L2$]] on-die.
 
The '''Mobile Pentium II 266PE''' was a {{arch|32}} [[x86]] microprocessor, part of the second batch ("Performance Enhanced") of the {{intel|Mobile Pentium II}} family. This MPU operated at 266 MHz and had a TDP of 10.3 Watts. This chip was manufactured in [[250 nm process]] and includes a smaller 256 KB of [[L2$]] on-die.
  

Revision as of 17:11, 30 April 2016

Template:mpu The Mobile Pentium II 266PE was a 32-bit x86 microprocessor, part of the second batch ("Performance Enhanced") of the Mobile Pentium II family. This MPU operated at 266 MHz and had a TDP of 10.3 Watts. This chip was manufactured in 250 nm process and includes a smaller 256 KB of L2$ on-die.

This is an improvement from the original Mobile Pentium II (266) chips which had a larger (512 KB) L2$ but operated at half core speed while being manufactured on a separate die and packaged together.

Cache

Main article: P6's Cache
Cache Info [Edit Values]
L1I$ 16 KB
"KB" is not declared as a valid unit of measurement for this property.
1x16 KB 4-way set associative
L1D$ 16 KB
"KB" is not declared as a valid unit of measurement for this property.
1x16 KB 4-way set associative
L2$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
1x256 KB 4-way set associative (on-die)

Graphics

This processor has no integrated graphics processing unit.

Memory controller

This processor has no integrated memory controller.

Features

Template:mpu features

l1d$ description4-way set associative +
l1i$ description4-way set associative +
l2$ description4-way set associative +