From WikiChip
Editing intel/microarchitectures/westmere (client)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 8: Line 8:
 
| phase-out        = August, 2011
 
| phase-out        = August, 2011
 
| process          = 32 nm
 
| process          = 32 nm
−
|isa=x86-64
+
 
 
| succession      = Yes
 
| succession      = Yes
 
| predecessor      = Nehalem
 
| predecessor      = Nehalem
Line 33: Line 33:
 
|-
 
|-
 
| {{intel|Westmere EX|l=core}} ||  || [[6 cores|6]](12) - [[10 cores|10]](12) || {{tchk|no}} || High-end server processors
 
| {{intel|Westmere EX|l=core}} ||  || [[6 cores|6]](12) - [[10 cores|10]](12) || {{tchk|no}} || High-end server processors
−
|}
 
−
 
−
== Brands ==
 
−
 
−
{| class="wikitable tc4 tc5 tc6 tc7" style="text-align: center;"
 
−
|-
 
−
! rowspan="2" | Logo !! rowspan="2" | Family !! rowspan="2" | General Description !! colspan="6" | Differentiating Features
 
−
|-
 
−
! Cores !! {{intel|Hyper-Threading|HT}} !! [[IGP]] !! {{intel|Turbo Boost|TBT}} !! [[ECC]]
 
−
|-
 
−
| [[File:intel celeron (2009).png|60px|link=intel/celeron]] ||  {{intel|Celeron}} || style="text-align: left;" | Entry-level Budget || [[2 cores|2]] || {{tchk|no}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|some}}
 
−
|-
 
−
| [[File:intel pentium (2009).png|60px|link=intel/pentium_(2009)]] || {{intel|Pentium (2009)|Pentium}} || style="text-align: left;" | Budget || [[2 cores|2]] || {{tchk|no}} || {{tchk|yes}} || {{tchk|no}} ||  {{tchk|some}}
 
−
|-
 
−
| [[File:core i3 logo (2009).png|60px|link=intel/core_i3]] || {{intel|Core i3}} || style="text-align: left;" | Low-end Performance || [[2 cores|2]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} ||  {{tchk|some}} 
 
−
|-
 
−
| [[File:core i5 logo (2009).png|60px|link=intel/core_i5]] || {{intel|Core i5}} || style="text-align: left;" | Mid-range Performance || [[2 cores|2]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|some}}
 
−
|-
 
−
| rowspan="2" | [[File:core i7 logo (2009).png|60px|link=intel/core_i7]] || rowspan="2" | {{intel|Core i7}} || style="text-align: left;" | High-end Performance (Mobile) || [[2 cores|2]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} ||  {{tchk|some}}
 
−
|-
 
−
| style="text-align: left;" | High-end Performance (Desktop) ||  [[6 cores|6]] || {{tchk|yes}} || {{tchk|no}} || {{tchk|yes}} || {{tchk|no}}
 
−
|-
 
−
| [[File:core i7ee logo (2009).png|60px|link=intel/core i7 ee]] || {{intel|Core i7EE}} || style="text-align: left;" | Enthusiasts/High-end Performance || [[6 cores|6]] || {{tchk|yes}} || {{tchk|no}} || {{tchk|yes}} ||  {{tchk|no}}
 
−
|-
 
−
| [[File:xeon logo (2009).png|60px|link=intel/xeon e7]] ||  {{intel|Xeon E7}} || style="text-align: left;" | High-end server || [[6 cores|6]] - [[10 cores|10]] || {{tchk|yes}} || {{tchk|no}} || {{tchk|some}} || {{tchk|yes}}
 
 
|}
 
|}
  
Line 80: Line 55:
 
{| class="wikitable"
 
{| class="wikitable"
 
|-
 
|-
−
! !! Nehalem !! Westmere !! Δ !! rowspan="7" | [[File:intel 32nm gate.png|250px]]
+
! !! Nehalem !! Westmere !!  
 
|-
 
|-
 
| || [[45 nm]] || [[32 nm]] ||
 
| || [[45 nm]] || [[32 nm]] ||
Line 96: Line 71:
  
 
== Architecture==  
 
== Architecture==  
−
=== Key changes from {{\\|Nehalem}} ===
 
 
{{empty section}}
 
{{empty section}}
−
 
−
==== New instructions ====
 
−
Westmere introduced a number of {{x86|extensions|new instructions}}:
 
−
 
−
* {{x86|CLMUL|<code>CLMUL</code>}} - [[Hardware-accelerated]] Carry-less Multiplication
 
−
* {{x86|AES|<code>AES</code>}} - [[Hardware-accelerated]] AES operations
 
  
 
== Die ==  
 
== Die ==  
Line 112: Line 80:
 
* [[32 nm process]]
 
* [[32 nm process]]
 
* 2 cores
 
* 2 cores
−
[[File:intel westmere die shot.jpeg|350px]]
+
[[File:intel westmere die shot.jpeg|450px]]
  
 
===Hexa-Core Westmere die ===
 
===Hexa-Core Westmere die ===
Line 119: Line 87:
 
* [[32 nm process]]
 
* [[32 nm process]]
 
* 6 cores
 
* 6 cores
−
[[File:Westmere-EP-Die.jpeg|700px]]
+
[[File:Westmere-EP-Die.jpeg|850px]]
  
 
===Deca-Core Westmere die ===
 
===Deca-Core Westmere die ===
Line 126: Line 94:
 
* [[32 nm process]]
 
* [[32 nm process]]
 
* 10 cores
 
* 10 cores
−
[[File:intel xeon e7 die shot.jpg|700px]]
+
[[File:intel xeon e7 die shot.jpg|850px]]
  
 
== All Westmere Chips ==
 
== All Westmere Chips ==

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

This page is a member of 1 hidden category:

Retrieved from "https://en.wikichip.org/wiki/intel/microarchitectures/westmere_(client)"
Facts about "Westmere - Microarchitectures - Intel"
RDF feed
codenameWestmere +
designerIntel +
first launchedJanuary 2010 +
full page nameintel/microarchitectures/westmere (client) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameWestmere +
phase-outAugust 2011 +
process32 nm (0.032 μm, 3.2e-5 mm) +