From WikiChip
Difference between revisions of "intel/microarchitectures/tremont"
< intel‎ | microarchitectures

Line 28: Line 28:
 
|predecessor link=intel/microarchitectures/goldmont plus
 
|predecessor link=intel/microarchitectures/goldmont plus
 
}}
 
}}
 +
 +
 +
== Codenames ==
 +
{{empty section}}
 +
 +
== Brands ==
 +
{{empty section}}
 +
 +
== Release Dates ==
 +
{{empty section}}
 +
 +
== Technology ==
 +
{{empty section}}
 +
 +
== Architecture ==
 +
=== Key changes from {{\\|Goldmont Plus}} ===
 +
{{empty section}}
 +
 +
====New instructions ====
 +
Termont introduced a number of {{x86|extensions|new instructions}}:
 +
 +
* {{x86|CLWB|<code>CLWB</code>}} - Force cache line write-back without flush

Revision as of 14:00, 4 April 2018

Edit Values
Tremont µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2018/2019
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, SHA
Cores
Core NamesGemini Lake
Succession


Codenames

New text document.svg This section is empty; you can help add the missing info by editing this page.

Brands

New text document.svg This section is empty; you can help add the missing info by editing this page.

Release Dates

New text document.svg This section is empty; you can help add the missing info by editing this page.

Technology

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

Key changes from Goldmont Plus

New text document.svg This section is empty; you can help add the missing info by editing this page.

New instructions

Termont introduced a number of new instructions:

  • CLWB - Force cache line write-back without flush