From WikiChip
Editing intel/microarchitectures/sandy bridge (client)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 724: | Line 724: | ||
<gallery mode=slideshow> | <gallery mode=slideshow> | ||
− | File:sandy bridge die on a wafer.png|A partial wafer shot showing a complete quad-core die along with | + | File:sandy bridge die on a wafer.png|A partial wafer shot showing a complete quad-core die along with seven other dies around it. |
File:sandy bridge whole wafer.png|An entire Sandy Bridge Wafer. | File:sandy bridge whole wafer.png|An entire Sandy Bridge Wafer. | ||
File:sandy bridge wafer angled 1.png|Partial wafer shot, angled. shot 1. | File:sandy bridge wafer angled 1.png|Partial wafer shot, angled. shot 1. |
Facts about "Sandy Bridge (client) - Microarchitectures - Intel"
codename | Sandy Bridge (client) + |
core count | 2 + and 4 + |
designer | Intel + |
first launched | September 13, 2010 + |
full page name | intel/microarchitectures/sandy bridge (client) + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Sandy Bridge (client) + |
phase-out | November 2012 + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |