From WikiChip
Editing intel/microarchitectures/polaris
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 165: | Line 165: | ||
Two different versions of the die were presented at a few different events. The exact difference is not known. | Two different versions of the die were presented at a few different events. The exact difference is not known. | ||
=== Variant 1 === | === Variant 1 === | ||
− | ==== | + | ==== SoC ==== |
* Package LGA-1248 | * Package LGA-1248 | ||
** 66mm x 66mm | ** 66mm x 66mm |
Facts about "Polaris - Microarchitectures - Intel"
codename | Polaris + |
core count | 80 + |
designer | Intel + |
first launched | February 2007 + |
full page name | intel/microarchitectures/polaris + |
instance of | microarchitecture + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Polaris + |
pipeline stages | 9 + |
process | 65 nm (0.065 μm, 6.5e-5 mm) + |