From WikiChip
Editing intel/microarchitectures/mckinley
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|McKinley|arch}} | {{intel title|McKinley|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
− | |atype=CPU | + | | atype = CPU |
− | |name=McKinley | + | | name = McKinley |
− | |designer=Intel | + | | designer = Intel |
− | |manufacturer=Intel | + | | manufacturer = Intel |
− | |introduction=July 8, 2002 | + | | introduction = July 8, 2002 |
− | |process= | + | | phase-out = |
− | |cores=1 | + | | process = 130 nm |
− | |cores 2=2 | + | | cores = 1 |
− | + | | cores 2 = 2 | |
− | |type=<!-- e.g. "Superscalar" --> | + | | pipeline = <!-- yes for following options --> |
− | |speculative=<!-- Yes or No only --> | + | | type = <!-- e.g. "Superscalar" --> |
− | |renaming=<!-- Yes or No only --> | + | | type 2 = |
− | |stages=<!-- ONLY IF FIXED SIZE, otherwise use below for range --> | + | | type N = |
− | | | + | | OoOE = <!-- Yes or No only --> |
− | | | + | | speculative = <!-- Yes or No only --> |
− | | | + | | renaming = <!-- Yes or No only --> |
− | + | | stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range --> | |
− | + | | stages min = | |
− | + | | stages max = | |
− | + | | issues = | |
− | |||
− | |||
+ | | inst = <!-- yes for instructions options --> | ||
+ | | isa = | ||
+ | | isa 2 = | ||
+ | | isa N = | ||
+ | | feature = | ||
+ | | extension = | ||
+ | | extension 2 = | ||
+ | | extension N = | ||
+ | |||
+ | | cache = <!-- yes for cache info --> | ||
+ | | l1i = | ||
+ | | l1i per = | ||
+ | | l1i desc = | ||
+ | | l1d = | ||
+ | | l1d per = | ||
+ | | l1d desc = | ||
+ | | l2 = | ||
+ | | l2 per = | ||
+ | | l2 desc = | ||
+ | | l3 = | ||
+ | | l3 per = | ||
+ | | l3 desc = | ||
+ | |||
+ | | core names = <!-- Yes if specify --> | ||
+ | | core name = | ||
+ | | core name 2 = | ||
+ | | core name N = | ||
+ | |||
+ | | succession = Yes | ||
+ | | predecessor = | ||
+ | | predecessor link = | ||
+ | | successor = Madison | ||
+ | | successor link = intel/microarchitectures/madison | ||
}} | }} | ||
'''McKinley''' was an [[Itanium]] microarchitecture designed by [[Intel]] as a successor to {{\\|Merced}}. | '''McKinley''' was an [[Itanium]] microarchitecture designed by [[Intel]] as a successor to {{\\|Merced}}. |
Facts about "McKinley - Microarchitectures - Intel"
codename | McKinley + |
core count | 1 + and 2 + |
designer | Intel + |
first launched | July 8, 2002 + |
full page name | intel/microarchitectures/mckinley + |
instance of | microarchitecture + |
instruction set architecture | IA-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | McKinley + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |