From WikiChip
Editing intel/microarchitectures/gen9
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 163: | Line 163: | ||
** Higher throughput | ** Higher throughput | ||
** Tessellator AutoStrip | ** Tessellator AutoStrip | ||
− | |||
− | |||
− | |||
* Slice | * Slice | ||
** Floating point atomics (min/max/cmpexch) | ** Floating point atomics (min/max/cmpexch) | ||
Line 172: | Line 169: | ||
*** Request queue size was increased | *** Request queue size was increased | ||
* Subslice | * Subslice | ||
− | |||
− | |||
− | |||
− | |||
** Texture samplers now natively support an NV12 YUV | ** Texture samplers now natively support an NV12 YUV | ||
** Min/max texture filtering | ** Min/max texture filtering |
Facts about "Gen9 - Microarchitectures - Intel"
codename | Gen9 + |
designer | Intel + |
first launched | August 5, 2015 + |
full page name | intel/microarchitectures/gen9 + |
instance of | microarchitecture + |
manufacturer | Intel + |
microarchitecture type | GPU + |
name | Gen9 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |