From WikiChip
Editing intel/microarchitectures/comet lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 67: | Line 67: | ||
|predecessor 2=Whiskey Lake | |predecessor 2=Whiskey Lake | ||
|predecessor 2 link=intel/microarchitectures/whiskey lake | |predecessor 2 link=intel/microarchitectures/whiskey lake | ||
− | |successor= | + | |successor=Ice Lake |
− | |successor link=intel/microarchitectures/ | + | |successor link=intel/microarchitectures/ice lake (client) |
}} | }} | ||
'''Comet Lake''' ('''CML''') is [[Intel]]'s successor to {{\\|Coffee Lake}}, an enhanced [[14 nm process]] [[microarchitecture]] for mainstream desktops and mobile devices. | '''Comet Lake''' ('''CML''') is [[Intel]]'s successor to {{\\|Coffee Lake}}, an enhanced [[14 nm process]] [[microarchitecture]] for mainstream desktops and mobile devices. |
Facts about "Comet Lake - Microarchitectures - Intel"
codename | Comet Lake + |
core count | 4 + |
designer | Intel + |
full page name | intel/microarchitectures/comet lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Comet Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |