From WikiChip
Difference between revisions of "intel/microarchitectures/cannon lake"
< intel‎ | microarchitectures

Line 96: Line 96:
{{comp table end}}
{{comp table end}}
== See also ==
* AMD's {{amd|Zen|l=arch}}

Revision as of 01:17, 9 January 2017

Edit Values
Cannonlake µarch
General Info
ERROR: "atype" is missing!

Cannonlake (CNL) is a planned microarchitecture by Intel as a successor to Kaby Lake. Cannonlake is expected to be fabricated using a 10 nm process and is set to be introduced in the fourth quarter of 2017. Cannonlake is the "Process" microarchitecture as part of Intel's PAO model.

For desktop and mobile, Cannonlake is expected to be branded as 8th Generation Intel Core i3, Core i5. and Core i7 processors. For server class processors, Intel is expected to brand it as Xeon E3 v7, Xeon E5 v7, and Xeon E7 v7.

Process Technology

Cannonlake is set to utilize Intel's 10 nm process (P1274).

New text document.svg This section requires expansion; you can help adding the missing info.


Core Abbrev Description Graphics Target
Cannonlake Y CNL-Y Extremely low power GT2 2-in-1s detachable, tablets, and computer sticks
Cannonlake U CNL-U Ultra-low Power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room


New text document.svg This section is empty; you can help add the missing info by editing this page.

All Cannonlake Chips

 Cannonlake Chips
 Main processorIGPMajor Feature Diff
ModelLaunchedPriceFamilyPlatformCoreCTL3$L4$TDPFreqTurboMax MemNameFreqTurboTBTHTAVX2TXTTSXvProVT-d
 No Cannonlake Chips have been released yet.
Count: 0

See also