From WikiChip
Editing intel/microarchitectures/bonnell
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 551: | Line 551: | ||
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22"> | <table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22"> | ||
<tr class="comptable-header"><th> </th><th colspan="20">List of Bonnell-based Processors</th></tr> | <tr class="comptable-header"><th> </th><th colspan="20">List of Bonnell-based Processors</th></tr> | ||
− | <tr class="comptable-header"><th> </th><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="8">Main processor</th><th colspan="2">Bus</th><th colspan="4">Features</th></tr> |
− | {{comp table header 1|cols=Price, Core, Launched, C, T, Freq | + | {{comp table header 1|cols=Price, Core, Launched, C, T, Freq, TDP, SDP, Speed, Rate, Package, {{intel|Hyper-Threading|HT}}, VT-x, {{intel|EIST}}}} |
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Bonnell]] | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Bonnell]] | ||
|?full page name | |?full page name | ||
Line 562: | Line 562: | ||
|?thread count | |?thread count | ||
|?base frequency#GHz | |?base frequency#GHz | ||
− | + | |?tdp#W | |
− | |?tdp# | ||
|?sdp#mW | |?sdp#mW | ||
|?bus speed | |?bus speed | ||
|?bus rate | |?bus rate | ||
− | |||
− | |||
|?package | |?package | ||
|?has simultaneous multithreading | |?has simultaneous multithreading | ||
Line 575: | Line 572: | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=16:14 |
|mainlabel=- | |mainlabel=- | ||
}} | }} |
Facts about "Bonnell - Microarchitectures - Intel"
codename | Bonnell + |
core count | 1 + and 2 + |
designer | Intel + |
first launched | March 2, 2008 + |
full page name | intel/microarchitectures/bonnell + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Bonnell + |
phase-out | 2011 + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 16 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |