From WikiChip
Editing intel/cores/skylake x refresh
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 17: | Line 17: | ||
|clock min=3,000 MHz | |clock min=3,000 MHz | ||
|clock max=3,800 MHz | |clock max=3,800 MHz | ||
− | |package | + | |package module 1={{packages/intel/lga-2066}} |
|predecessor=Skylake X | |predecessor=Skylake X | ||
|predecessor link=intel/cores/skylake x | |predecessor link=intel/cores/skylake x | ||
Line 23: | Line 23: | ||
|successor link=intel/cores/cascade lake x | |successor link=intel/cores/cascade lake x | ||
}} | }} | ||
− | '''Skylake X Refresh''' is the processor core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture serving as a refresh to {{intel|Skylake X|l=core}}. Those processors are fabricated on Intel's enhanced [[14 nm process]], bringing higher frequencies | + | '''Skylake X Refresh''' is the processor core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture serving as a refresh to {{intel|Skylake X|l=core}}. Those processors are fabricated on Intel's enhanced [[14 nm process]], bringing higher frequencies accross the entire lineup. |
== Overview == | == Overview == | ||
Line 37: | Line 37: | ||
* [[8 cores]] to [[18 cores]] with all models supporting {{intel|Hyper-Threading}}) | * [[8 cores]] to [[18 cores]] with all models supporting {{intel|Hyper-Threading}}) | ||
* Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, AVX2, and AVX-512) | * Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, AVX2, and AVX-512) | ||
+ | |||
+ | {{clear}} | ||
== Skylake X Refresh Processors == | == Skylake X Refresh Processors == |
Facts about "Skylake X Refresh - Cores - Intel"
designer | Intel + |
first announced | October 8, 2018 + |
first launched | November 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + and + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake X Refresh + |
package | FCLGA-2066 + |
platform | Basin Falls Refresh + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket R4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |