From WikiChip
Editing intel/cores/skylake x
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Skylake X|core}} | {{intel title|Skylake X|core}} | ||
{{core | {{core | ||
− | |name=Skylake | + | | name = Skylake x |
− | |image=skylake x (front).png | + | | image = skylake x (front).png |
− | |image 2=skylake x (back).png | + | | image size = 250px |
− | |developer=Intel | + | | image 2 = skylake x (back).png |
− | |manufacturer=Intel | + | | image 2 size = 250px |
− | |first announced=May 30, 2017 | + | | developer = Intel |
− | |first launched= | + | | manufacturer = Intel |
− | |isa=x86-64 | + | | first announced = May 30, 2017 |
− | + | | first launched = May 30, 2017 | |
− | |microarch=Skylake | + | | isa = x86-64 |
− | + | | microarch = Skylake | |
− | |word=64 bit | + | | word = 64 bit |
− | |proc=14 nm | + | | proc = 14 nm |
− | |tech=CMOS | + | | tech = CMOS |
− | |clock min= | + | | clock min = 3,500 MHz |
− | |clock max= | + | | clock max = 4,300 MHz |
− | |package | + | | package = FCLGA-2066 |
− | |predecessor=Broadwell E | + | | socket = Socket R4 |
− | |predecessor link=intel/cores/broadwell e | + | |
− | |successor= | + | | succession = Yes |
− | |successor link=intel/cores/ | + | | predecessor = Broadwell E |
− | | | + | | predecessor link = intel/cores/broadwell e |
− | | | + | | successor = Kaby Lake X |
− | + | | successor link = intel/cores/kaby lake x | |
− | + | | successor 2 = Cannonlake X | |
− | + | | successor 2 link = intel/cores/cannonlake x | |
}} | }} | ||
− | '''Skylake X''' ('''SKL-X''') is the processor core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel | + | '''Skylake X''' ('''SKL-X''') is the processor core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Skylake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell E|l=core}}. Skylake X processors are fabricated on Intel's [[14 nm process]] and feature a large array of enhancements and improvements including the new {{x86|AVX-512}} extension. |
== Overview == | == Overview == | ||
Line 37: | Line 37: | ||
* Quad-channel Memory | * Quad-channel Memory | ||
− | ** Up to | + | ** Up to DDR4-2666 |
** Up to 128 GiB | ** Up to 128 GiB | ||
* 28x or 44x PCIe | * 28x or 44x PCIe | ||
Line 44: | Line 44: | ||
{{clear}} | {{clear}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Skylake X - Cores - Intel"
designer | Intel + |
first announced | May 30, 2017 + |
first launched | June 26, 2017 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + and + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake X + |
package | FCLGA-2066 + |
platform | Basin Falls + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket R4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |