From WikiChip
Editing intel/cores/skylake w

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Skylake W
 
|name=Skylake W
−
|image=intel skylake w (front).png
+
|no image=Yes
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
Line 10: Line 10:
 
|isa family=x86
 
|isa family=x86
 
|microarch=Skylake (server)
 
|microarch=Skylake (server)
−
|platform=Basin Falls
 
 
|word=64 bit
 
|word=64 bit
 
|proc=14 nm
 
|proc=14 nm
 
|clock min=2,300 MHz
 
|clock min=2,300 MHz
 
|clock max=4,000 MHz
 
|clock max=4,000 MHz
−
|package name 1=intel,fclga_2066
+
|package module 1={{packages/intel/lga-2066}}
−
|predecessor=Broadwell EP
 
−
|predecessor link=intel/cores/broadwell ep
 
−
|successor=Cascade Lake W
 
−
|successor link=intel/cores/cascade_lake_w
 
 
}}
 
}}
−
'''Skylake W''' ('''Skylake Workstations'''; '''SKL-W''') is codename for [[Intel]]'s enterprise workstation microprocessor line based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture. Skylake W processors feature a large array of enhancements and improvements including the new {{x86|AVX-512}} extension. In addition to being fabricated on Intel's [[14 nm process|enhanced 14+ nm process]], those units also incorporate two full {{x86|AVX-512}} units, a feature otherwise only found on the high-end {{intel|Skylake SP|server|l=core}} models. Skylake W effectively succeeds the previously {{\\|Broadwell EP}}-based {{intel|Xeon E5}}-1600 series processors under the new {{intel|Xeon W}} family.
+
'''Skylake W''' ('''SKL-W''') is the processor core for [[Intel]]'s enterprise and workstation microprocessor line based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture. Skylake W processors feature a large array of enhancements and improvements including the new {{x86|AVX-512}} extension. In addition to being fabricated on Intel's [[14 nm process|enhanced 14+ nm process]], those units also incorporate two full {{x86|AVX-512}} units, a feature otherwise only found on the high-end {{intel|Skylake SP|server|l=core}} models.  
−
 
 
−
== Overview ==
 
−
Skylake W are enterprise workstation microprocessors. Those are a two-chip solution consisting of the microprocessor and the C422 chipset. All processors are socket {{intel|Socket R4}} (LGA-2066), manufactured on Intel's [[14 nm process|enhanced 14+ nm process]] based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture. Those are single-socket chips only. Geared toward business workstations, those processors come with all the related features such as {{intel|vPro}}, {{intel|Volume Management Device}} (VMD), and RAS.
 
−
 
 
−
=== Common Features ===
 
−
For the most part, Skylake W processors come with all the features enabled and only [[core count]] and {{intel|frequency behavior|frequency}} being the differentiating feature. It's worth pointing out that the Skylake W come with {{x86|AVX-512}} along with two full execution units, similar to the high-end {{intel|Skylake SP|l=core}} models (with the exception of the two low-end models). All models have 48 [[PCIe]] lanes and have all the following features in common:
 
−
 
 
−
* '''Mem:''' 512 GiB of quad-channel DDR4-2666 ECC Memory
 
−
** DPC RDIMM and LRDIMM \w [[ECC]]
 
−
* '''I/O:''' 48 [[PCIe]] 3.0 Lanes
 
−
* '''TDP:''' 120 W / 140 W
 
−
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL)
 
−
* '''Features:''' {{intel|Speed Shift}}, {{intel|vPro}}, {{intel|VT-x}}/{{intel|EPT}}, {{intel|VT-d}}, {{intel|TBT 2.0}}, {{intel|TSX}}, {{intel|TXT}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, {{intel|MPX}}, {{intel|OS Guard}}, and {{intel|Volume Management Device}} (VMD).
 
  
 
== Skylake W Processors ==
 
== Skylake W Processors ==
−
Note that for the lower [[core-count]]  models, the [[L3 cache]] size is larger than it would otherwise be due to additional cache slices being enabled from disabled [[physical core|cores]].
 
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 46: Line 27:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc4 tc5 tc11">
+
<table class="comptable sortable tc4">
−
{{comp table header|main|10:List of Skylake W-based Processors}}
+
{{comp table header|main|5:List of Skylake W-based Processors}}
−
{{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%Turbo|AVX-512 Units}}
+
{{comp table header|cols|Price|Launched|Cores|%Frequency}}
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake W]]
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake W]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 +
|?release price
 
  |?first launched
 
  |?first launched
−
|?release price
 
 
  |?core count
 
  |?core count
−
|?thread count
 
−
|?tdp
 
−
|?l2$ size
 
−
|?l3$ size
 
 
  |?base frequency#GHz
 
  |?base frequency#GHz
−
|?turbo frequency (1 core)#GHz
 
−
|?number of avx-512 execution units
 
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=12
+
  |userparam=6
−
|sort=model number
 
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 71: Line 45:
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
−
 
−
== Documents ==
 
−
* [[:File:intel-skylake-w-overview.pdf|Skylake W Overview]]
 
  
 
== See also ==
 
== See also ==
 
{{intel skylake core see also}}
 
{{intel skylake core see also}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/cores/skylake_w"
Facts about "Skylake W - Cores - Intel"
RDF feed
designerIntel +
first announcedAugust 29, 2017 +
first launchedAugust 29, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:intel skylake w (front).png +
manufacturerIntel +
microarchitectureSkylake (server) +
nameSkylake W +
packageFCLGA-2066 +
platformBasin Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
word size64 bit (8 octets, 16 nibbles) +