From WikiChip
Editing intel/cores/skylake u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Skylake U|core}} | {{intel title|Skylake U|core}} | ||
{{core | {{core | ||
− | |name=Skylake U | + | | name = Skylake U |
− | |image=skylake u (front; iris).png | + | | image = skylake u (front; iris).png |
− | |image size=250px | + | | image size = 250px |
− | |caption=3-die config Iris Plus SKL-U (with OPC) | + | | caption = 3-die config Iris Plus SKL-U (with OPC) |
− | |image 2=skylake u (front; standard).png | + | | image 2 = skylake u (front; standard).png |
− | |image 2 size=250px | + | | image 2 size = 250px |
− | |caption 2=2-die config SKL-U | + | | caption 2 = 2-die config SKL-U |
− | |developer=Intel | + | | developer = Intel |
− | |manufacturer=Intel | + | | manufacturer = Intel |
− | |first announced=September 1, 2015 | + | | first announced = September 1, 2015 |
− | |first launched=September 27, 2015 | + | | first launched = September 27, 2015 |
− | |isa=x86-64 | + | | isa = x86-64 |
− | |microarch=Skylake | + | | microarch = Skylake |
− | |word=64 bit | + | | word = 64 bit |
− | |proc=14 nm | + | | proc = 14 nm |
− | |tech=CMOS | + | | tech = CMOS |
− | |clock min=1,800 MHz | + | | clock min = 1,800 MHz |
− | |clock max=3,500 MHz | + | | clock max = 3,500 MHz |
− | |package | + | | package = FCBGA-1356 |
− | |predecessor=Broadwell U | + | | socket = BGA-1356 |
− | |predecessor link=intel/cores/broadwell u | + | |
− | |successor=Kaby Lake U | + | | succession = Yes |
− | |successor link=intel/cores/kaby lake u | + | | predecessor = Broadwell U |
− | + | | predecessor link = intel/cores/broadwell u | |
− | + | | successor = Kaby Lake U | |
− | + | | successor link = intel/cores/kaby lake u | |
}} | }} | ||
'''Skylake U''' ('''SKL-U''') is the name of the core for [[Intel]]'s line of low-power mobile processors based on the {{intel|Skylake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell U|l=core}}. These chips are primarily targeted towards light notebooks and laptops, portable all-in-ones (AiOs), minis, and conference rooms. Skylake U processors are fabricated on Intel's [[14 nm process]] and provide {{intel|skylake#Key_changes_from_Broadwell|a large amount of enhancements over|l=arch}} comparable Broadwell models. | '''Skylake U''' ('''SKL-U''') is the name of the core for [[Intel]]'s line of low-power mobile processors based on the {{intel|Skylake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell U|l=core}}. These chips are primarily targeted towards light notebooks and laptops, portable all-in-ones (AiOs), minis, and conference rooms. Skylake U processors are fabricated on Intel's [[14 nm process]] and provide {{intel|skylake#Key_changes_from_Broadwell|a large amount of enhancements over|l=arch}} comparable Broadwell models. |
Facts about "Skylake U - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Skylake U - Cores - Intel#package + |
designer | Intel + |
first announced | September 1, 2015 + |
first launched | September 27, 2015 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | 3-die config Iris Plus SKL-U (with OPC) + and 2-die config SKL-U + |
manufacturer | Intel + |
microarchitecture | Skylake + |
name | Skylake U + |
package | FCBGA-1356 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |