From WikiChip
Editing intel/cores/skylake sp
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Skylake SP|core}} | {{intel title|Skylake SP|core}} | ||
{{core | {{core | ||
− | |name=Skylake SP | + | | name = Skylake SP |
− | |image= | + | | image = |
− | |image 2= | + | | caption = |
− | |caption 2= | + | | image size = |
− | |developer=Intel | + | | image 2 = |
− | |manufacturer=Intel | + | | caption 2 = |
− | |first announced=May 4, 2017 | + | | image 2 size = |
− | |first launched= | + | | developer = Intel |
− | |isa=x86-64 | + | | manufacturer = Intel |
− | |microarch=Skylake | + | | first announced = May 4, 2017 |
− | + | | first launched = H2, 2017 | |
− | + | | isa = x86-64 | |
− | |word=64 bit | + | | microarch = Skylake |
− | |proc=14 nm | + | | word = 64 bit |
− | |tech=CMOS | + | | proc = 14 nm |
− | |clock min=2.0 GHz | + | | tech = CMOS |
− | |clock max=3.6 GHz | + | | clock min = 2.0 GHz |
− | |package | + | | clock max = 3.6 GHz |
− | |predecessor=Broadwell EP | + | | package = FCLGA-3647 |
− | |predecessor link=intel/cores/broadwell ep | + | | socket = LGA-3647 |
− | |predecessor 2=Broadwell EX | + | |
− | |predecessor 2 link=intel/cores/broadwell ex | + | | succession = Yes |
− | |successor=Cascade Lake SP | + | | predecessor = Broadwell EP |
− | |successor link=intel/cores/cascade lake sp | + | | predecessor link = intel/cores/broadwell ep |
− | + | | predecessor 2 = Broadwell EX | |
− | + | | predecessor 2 link = intel/cores/broadwell ex | |
− | + | | successor = Cascade Lake SP | |
+ | | successor link = intel/cores/cascade lake sp | ||
}} | }} | ||
− | '''Skylake SP''' ('''{{intel|Skylake|l=arch}} Scalable Performance''') is the code name for Intel's series of server [[multiprocessors]] based on the {{intel | + | '''Skylake SP''' ('''{{intel|Skylake|l=arch}} Scalable Performance''') is the code name for Intel's series of server [[multiprocessors]] based on the {{intel|Skylake|l=arch}} microarchitecture as part of the {{intel|Purley|l=platform}} platform serving as a successor to both {{intel|Broadwell EX|l=core}} and {{intel|Broadwell EP|l=core}}. These chips support up to 8-way multiprocessing, up to [[28 cores]], and incorporate a new {{x86|AVX-512}} [[x86]] {{x86|extension}}. Skylake SP-based chips are manufactured on an enhanced [[14 nm process|14nm+ process]] and utilize the {{intel|Lewisburg|l=chipset}} chipset. Skylake SP-based models are branded as the new [[processor families]]: {{intel|Xeon Bronze}}, {{intel|Xeon Silver}}, {{intel|Xeon Gold}}, and {{intel|Xeon Platinum}}. |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | + | {{future information}} | |
− | |||
− | |||
− | |||
== Skylake SP Processors == | == Skylake SP Processors == | ||
Line 61: | Line 41: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable tc5 tc6 | + | <table class="comptable sortable tc5 tc6"> |
<tr class="comptable-header"><th> </th><th colspan="20">List of Skylake SP Processors</th></tr> | <tr class="comptable-header"><th> </th><th colspan="20">List of Skylake SP Processors</th></tr> | ||
− | <tr class="comptable-header"><th> </th><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="10">Main processor</th></tr> |
− | {{comp table header 1|cols= | + | {{comp table header 1|cols=Price, Launched, Family, Cores, Threads, %L2$, %L3$, TDP, %Frequency, Turbo}} |
− | + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake SP]] | |
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake SP | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
+ | |?first launched | ||
+ | |?release price | ||
|?microprocessor family | |?microprocessor family | ||
− | |||
− | |||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
− | |||
− | |||
|?l2$ size | |?l2$ size | ||
|?l3$ size | |?l3$ size | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|?tdp | |?tdp | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
− | |||
− | |||
− | |||
− | |||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
− | |||
− | |||
}} | }} | ||
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake SP]]}} | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Skylake SP]]}} |
Facts about "Skylake SP - Cores - Intel"
chipset | Lewisburg + |
designer | Intel + |
first announced | May 4, 2017 + |
first launched | July 11, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | Skylake SP, with HFI + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake SP + |
package | FCLGA-3647 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket P + and LGA-3647 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |